TPS1100, TPS1100Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS


SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

- Low r_{DS(on)} ... 0.18 Ω Typ at V_{GS} = -10 V
- 3 V Compatible
- Requires No External V_{CC}
- TTL and CMOS Compatible Inputs
- V_{GS(th)} = −1.5 V Max
- Available in Ultrathin TSSOP Package (PW)
- ESD Protection Up to 2 kV Per MIL-STD-883C, Method 3015

description

TPS1100 The is а sinale P-channel enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of Texas Instruments LinBiCMOS™ process. With a maximum VGS(th) of -1.5 V and an IDSS of only 0.5 µA, the TPS1100 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low rDS(on) and excellent ac characteristics (rise time 10 ns typical) make the TPS1100 the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.


The ultrathin thin shrink small-outline package or TSSOP (PW) version with its smaller footprint and reduction in height fits in places where other P-channel MOSFETs cannot. The size advantage is especially important where board real estate is at a premium and height restrictions do not allow for an small-outline integrated circuit (SOIC) package.







schematic



NOTE A. For all applications, all source pins should be connected and all drain pins should be connected.

AVAILABLE OPTIONS

	PACKAGED	DEVICES	OLUB FORM
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)	CHIP FORM (Y)
-40°C to 85°C	TPS1100D	TPS1100PWLE	TPS1100Y

The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1100DR). The PW package is available only left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1100PWLE). The chip form is tested at 25°C.



Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

■ 8961724 0099926 51T **■**

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

6-3

TPS1100, TPS1100Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS


SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

description (continued)

Such applications include notebook computers, personal digital assistants (PDAs), cellular telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other p-channel MOSFETs in SOIC packages.

TPS1100Y chip information

This chip, when properly assembled, displays characteristics similar to the TPS1100. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



TPS1100, TPS1100Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†


					UNIT
Drain-to-source voltage, V _{DS}				-15	٧
Gate-to-source voltage, VGS	2 or -15	V			
	D package $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$				
	V _{GS} = -2.7 V	D package	T _A = 125°C	±0.28]
	VGS2.7 V	PW package	T _A = 25°C	±0.4	
			T _A = 125°C	±0.23	
		D package	T _A = 25°C	±0.6	
	V _{GS} = -3 V	D package	T _A = 125°C	±0.33	
	VGS = -5 V	PW package	T _A = 25°C	2 or -15 = 25°C ±0.41 = 125°C ±0.28 = 25°C ±0.4 = 125°C ±0.6 = 125°C ±0.6 = 125°C ±0.53 = 25°C ±0.47 = 25°C ±1 = 125°C ±0.47 = 25°C ±0.81 = 125°C ±0.37 = 25°C ±1.6 = 125°C ±0.72 = 25°C ±1.6 = 125°C ±0.72 = 25°C ±1.6 = 125°C ±0.72 = 25°C ±0.72 = 25°C ±0.72 = 25°C ±0.72	
Continuous drain current (T _J = 150°C), I _D ‡ Pulsed drain current, I _D ‡ Continuous source current (diode conduction), I _S Storage temperature range, T _{Stg} Operating junction temperature range, T _J Operating free-air temperature range, T _A		1 W package	T _A = 125°C	±0.27	А
		D package	T _A = 25°C	±1] ^
	V _{GS} = -4.5 V		T _A = 125°C	±0.47	
	VGS = -4.5 V	PW package	T _A = 25°C	±0.81	
			T _A = 125°C	±0.37	
		D package	T _A = 25°C	±1.6	
	V _{GS} = -10 V	D package	T _A = 125°C	±0.72	
•	VGS = 10 V	PW package	T _A = 25°C	±1.27	
		1 W package	$ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.4 \\ T_{A} = 125^{\circ}C & \pm 0.23 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.6 \\ T_{A} = 125^{\circ}C & \pm 0.6 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.53 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.53 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.27 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.47 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.47 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.81 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.37 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.37 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 0.6 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 1.6 \\ \end{array} $ $ \begin{array}{c} T_{A} = 125^{\circ}C & \pm 1.27 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 1.27 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.58 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.58 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.58 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & \pm 0.58 \\ \end{array} $ $ \begin{array}{c} T_{A} = 25^{\circ}C & -1 & A \\ -55 & 150 & 90 \\ -40 & 150 & 20 \\ \end{array} $		
Pulsed drain current, ID [‡]			$T_A = 25^{\circ}C$	±7	Α
					Α
Storage temperature range, T _{stg}				-55 to 150	°C
Operating junction temperature range, TJ	-40 to 150	°C			
Operating free-air temperature range, TA		-40 to 125	°C		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	504 mW	4.03 mW/°C	323 mW	262 mW	101 mW

^{*} Maximum values are calculated using a derating factor based on R_{BJA} = 158°C/W for the D package and R_{BJA} = 248°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations when tested.





[‡] Maximum values are calculated using a derating factor based on R_{θ JA} = 158°C/W for the D package and R_{θ JA} = 248°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

TPS1100, TPS1100Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

static

PARAMETER TEST CONDITIONS		TP\$1100		TPS1100Y							
		TEST CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VGS(th)	Gate-to-source threshold voltage	V _{DS} = V _{GS} ,	I _D = -250 μA		-1	-1.25	-1.50		-1.25		٧
V _{SD}	Source-to-drain voltage (diode- forward voltage)†	IS = -1 A,	V _{GS} = 0 V			-0.9			-0.9		٧
lgss	Reverse gate current, drain short circuited to source	V _{DS} = 0 V,	V _{GS} = -12 V				±100				nA
	Zero-gate-voltage	V _{DS} = -12 V,	V _{GS} = 0 V	T _J = 25°C			-0.5				μА
DSS	drain current			T _J = 125°C			-10				μΑ.
	Static drain-to-source on-state resistance	V _{GS} = -10 V	I _D = -1.5 A			180			180		
		V _{GS} = -4.5 V	$I_D = -0.5 A$			291	400		291		mΩ
^r DS(on)		V _{GS} = -3 V				476	700		476		1145.2
		$V_{GS} = -2.7 V$	I _D = −0.2 A			606	850		606		l
9fs	Forward transconductance†	V _{DS} = -10 V,	I _D = -2 A			2.5			2.5		s

[†] Pulse test: pulse duration ≤ 300 μs, duty cycle ≤ 2%

dynamic

PARAMETER		TEST CONDITIONS			TPS1100, TPS1100Y			
					MIN	TYP	MAX	UNIT
Qg	Total gate charge					5.45		
Qgs	Gate-to-source charge	V _{DS} = -10 V,	$V_{GS} = -10 V$,	I _D = -1 A	0.87			nC
Qgd	Gate-to-drain charge	1				1.4		ĺ
^t d(on)	Turn-on delay time		$R_L = 10 \Omega$, See Figures 1 and 2	I _D = −1 A,		4.5		ns
^t d(off)	Turn-off delay time	$V_{DD} = -10 \text{ V},$ $R_G = 6 \Omega,$				13		ns
t _r	Rise time					10		
tę	Fall time	1				2		ns
trr(SD)	Source-to-drain reverse recovery time	IF = 5.3 A,	di/dt = 100 A/μs			16		ĺ

8961724 0099929 229




6-6

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

PARAMETER MEASUREMENT INFORMATION






Figure 1. Switching-Time Test Circuit

Figure 2. Switching-Time Waveforms

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11



TYPICAL CHARACTERISTICS





Figure 3

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT





Figure 4

CAPACITANCE



† $C_{iss} = C_{gs} + C_{gd}$, $C_{ds(shorted)}$ † $C_{rss} = C_{gd}$, $C_{oss} = C_{ds} + \frac{C_{gs} C_{gd}}{C_{gs} + C_{gd}}$

Figure 6

8961724 0099931 987



6-8

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE **ON-STATE RESISTANCE (NORMALIZED)** JUNCTION TEMPERATURE V_{GS} = -10 V ID = -1A 1.4 DS(on) - Static Drain-to-Source On-State Resistance (normalized) 1.3 1.2 1.1 0.9 0.8 0.7 0.6


50 100 150 T_J - Junction Temperature - °C

SOURCE-TO-DRAIN DIODE CURRENT vs **SOURCE-TO-DRAIN VOLTAGE** -10 **Pulse Test** Source-to-Drain Diode Current - A TJ = 150°C T_J = 25°C Tj = -40°C -0.1-0.2-0.4-0.6-0.8-1-1.2-1.4-1.6-1.8

Figure 8

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

Figure 7





V_{SD} - Source-to-Drain Voltage - V




Figure 10

8961724 0099932 813

-50




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

6–9

SLVS078C - DECEMBER 1993 - REVISED AUGUST 1995

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE VOLTAGE





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TRANSIENT JUNCTION-TO-AMBIENT

THERMAL INFORMATION





Figure 13

NOTE A. Values are for the D package and are FR4-board mounted only.

APPLICATION INFORMATION






Figure 14. Notebook Load Management

Figure 15. Cellular Phone Output Drive

