SLIS044A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

Low r<sub>DS(on)</sub>... 0.6 Ω Typ
 Voltage Output... 60 V
 Input Protection Circuitry... 18 V
 Pulsed Current... 3 A Per Channel
 Extended ESD Capability... 4000 V
 Direct Logic-Level Interface

# description

The TPIC5323L is a monolithic gate-protected logic-level power DMOS array that consists of three electrically isolated independent N-channel

16 GATE1 DRAIN2 15 SOURCE1 DRAIN2 1 2 SOURCE2 3 14 SOURCE1 SOURCE2 13 DRAIN1 GATE2 1 5 12 DRAIN1 DRAIN3 [ 11 SOURCE3 DRAIN3 7 10 SOURCE3 9 T GATE3 GND [


**D PACKAGE** 

(TOP VIEW)

enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes ( $Z_{CXa}$  and  $Z_{CXb}$ ) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC5323L is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature of  $-40^{\circ}$ C to  $125^{\circ}$ C.

### schematic



NOTE A: For correct operation, no terminal can be taken below GND.

# TPIC5323L 3-CHANNEL INDEPENDENT GATE-PROTECTED

SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

# absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V <sub>GS</sub>	–9 V to 18 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	3 A
Continuous gate-to-source zener diode current, T <sub>C</sub> = 25°C	±50 mA
Pulsed gate-to-source zener diode current, T <sub>C</sub> = 25°C	±500 mA
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	22.5 mJ
Continuous total power dissipation, T <sub>C</sub> = 25°C (see Figure 15)	1.09 W
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	$I_D = 250  \mu A$ ,	V <sub>GS</sub> = 0	60			V
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.8	2.2	٧
V <sub>(BR)</sub> GS	Gate-to-source breakdown voltage	I <sub>GS</sub> = 250 μA		18			V
V <sub>(BR)</sub> SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2, D3)	Drain-to-GND curren	t = 250 μA	100			V
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1 A, See Notes 2 and 3	V <sub>GS</sub> = 5 V,		0.6	0.7	V
V <sub>F</sub> (SD)	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3), See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1 A (D1, D2, D3), See Notes 2 and 3			4		V
Inno	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V,	T <sub>C</sub> = 25°C		0.05	1	μΑ
IDSS	Zero-gate-voltage drain current		T <sub>C</sub> = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V <sub>GS</sub> = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$ ,	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	μA
likg	Leakage current, drain-to-OND	VDGND = 40 V	T <sub>C</sub> = 125°C		0.5	10	μΑ
IDC(on)	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1 A,	T <sub>C</sub> = 25°C		0.6	0.65	Ω
rDS(on)	otatic drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	I Ta = 125°C I		0.85	0.9	32
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 a	I <sub>D</sub> = 500 mA, nd Figure 9	0.89	1.06		S
C <sub>iss</sub>	Short-circuit input capacitance, common source				107	137	
Coss	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V,	$V_{GS} = 0$ ,		71	89	pF
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	Hz, See Figure 11		22	28	1 1

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

# source-to-drain and GND-to-drain diode characteristics, $T_C$ = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Develope receivers time			Z1, Z2, and Z3		75		
<sup>l</sup> rr	Reverse-recovery time	$I_S = 500 \text{ mA},$	$V_{DS} = 48 \text{ V},$ di/dt = 100 A/\(\mu s\),	D1, D2, and D3		190		ns
VGS = 0, See Figures 1	See Figures 1 and 14	di/dt = 100 A/μ3,	Z1, Z2, and Z3		0.08			
			D1, D2, and D3		0.85		μC	

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS044A - NOVEMBER 1994 - REVISED SEPTEMBER 1995

# resistive-load switching characteristics, T<sub>C</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
td(on)	Turn-on delay time			34	50	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V},  R_L = 50 \Omega,  t_{r1} = 10 \text{ ns},$		50	70	no
t <sub>r2</sub>	Rise time	t <sub>f1</sub> = 10 ns, See Figure 2		20	30	ns
t <sub>f2</sub>	Fall time			15	25	
Qg	Total gate charge			2	2.45	
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, I <sub>D</sub> = 500 mA, V <sub>GS</sub> = 5 V, See Figure 3		0.3	0.95	nC
Q <sub>gd</sub>	Gate-to-drain charge	GGC Figure 0		1.2	1.48	
L <sub>D</sub>	Internal drain inductance			5		nH
LS	Internal source inductance			5		ш
Rg	Internal gate resistance			0.25		Ω


# thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		115		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		64		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		33		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

- 5. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.
- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

# PARAMETER MEASUREMENT INFORMATION




<sup>†</sup>I<sub>RM</sub> = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



<sup>&</sup>lt;sup>‡</sup>The above waveform is representative of D1, D2, and D3 in shape only.

# PARAMETER MEASUREMENT INFORMATION



**TEST CIRCUIT** 

NOTE A: CL includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

### PARAMETER MEASUREMENT INFORMATION



† Non-JEDEC symbol for avalanche time

NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 3$  A.

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 22.5 \text{ mJ}$ , where  $t_{av} = \text{avalanche time}$ .

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

# TYPICAL CHARACTERISTICS

# vs JUNCTION TEMPERATURE 2.5 V<sub>GS(th)</sub> - Gate-to-Source Threshold Voltage - V $V_{DS} = V_{GS}$ 2 $I_D = 1 \text{ mA}$ 1.5 $I_D = 100 \, \mu A$ 1 0.5 80 100 120 140 160 -40 -20 40 60 T<sub>J</sub> - Junction Temperature - °C Figure 5

**GATE-TO-SOURCE THRESHOLD VOLTAGE** 

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6



**DRAIN CURRENT** 

### TYPICAL CHARACTERISTICS

0.5

10

0

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE VS DRAIN CURRENT 10 T<sub>J</sub> = 25°C V<sub>GS</sub> = 4.5 V V<sub>GS</sub> = 5 V

r DS(on) - Static Drain-to-Source

0.1

0.1

Figure 7

1

ID - Drain Current - A


DRAIN CURRENT

V<sub>DS</sub> - Drain-to-Source Voltage - V

Figure 8

 $V_{GS} = 2.8 V$ 

10






Figure 10

### TYPICAL CHARACTERISTICS





Figure 11

**DRAIN-TO-SOURCE VOLTAGE AND** 

### **GATE-TO-SOURCE VOLTAGE** vs **GATE CHARGE** 60 12 $I_D = 500 \text{ mA}$ T<sub>J</sub> = 25°C See Figure 3 50 VDS - Drain-to-Source Voltage - V 10 Gate-to-Source Voltage - V $V_{DD} = 20 \text{ V}$ 40 8 $V_{DD} = 30 V$ 30 6 20 4 $V_{DD} = 48 V$ 10 2 V<sub>DD</sub> = 20 V 0 0 0.5 2 2.5 3.5 1.5 3 Q<sub>q</sub> - Gate Charge - nC Figure 13










Figure 14

# THERMAL INFORMATION




- †Less than 2% duty cycle
- ‡ Device mounted in intimate contact with infinite heatsink.
- § Device mounted on FR4 printed-circuit board with no heatsink.


Figure 15



# THERMAL INFORMATION

# D PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE





† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTE A:  $Z_{\theta B}(t) = r(t) R_{\theta JB}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated