5962-9688101Q2A供应商

### TLV2352, TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011B - MAY 1992 - REVISED MARCH 1999


- Wide Range of Supply Voltages 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very-Low Supply-Current Drain 120 μA Typ at 3 V
- Output Compatible With TTL, MOS, and CMOS
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step

#### description

The TLV2352 consists of two independent, low-power comparators specifically designed for single power-supply applications and operates with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 120  $\mu$ A.

- High Input Impedance . . . 10<sup>12</sup> Ω Typ
- Extremely Low Input Bias Current 5 pA Typ
- Common-Mode Input Voltage Range Includes Ground
- Built-In ESD Protection

symbol (each comparator)



The TLV2352 is designed using the Texas Instruments LinCMOS<sup>TM</sup> technology and therefore features an extremely high input impedance (typically greater than  $10^{12} \Omega$ ), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2352I is fully characterized at 3 V and 5 V for operation from – 40°C to 85°C. The TLV2352M is fully characterized at 3 V and 5 V for operation from – 55°C to 125°C.

The TLV2352 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 1000-V ESD rating using Human Body Model testing. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

Γ					PACKAGE	DEVICES			CLUD
	T <sub>A</sub>	V <sub>IO</sub> max at 25°C	SMALL OUTLINE (D) <sup>†</sup>	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)‡	PLASTIC DIP (U)	CHIP FORM (Y)
	−40°C to 85°C	5 mV	TLV2352ID	—	_	TLV2352IP	TLV2352IPWLE	_	TLV2352Y
	−55°C to 125°C	5 mV	—	TLV2352MFK	TLV2352MJG	_	_	TLV2352MU	1272321

#### AVAILABLE OPTIONS

<sup>†</sup> The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR).

<sup>‡</sup>The PW packages are only available left-ended taped and reeled (e.g., TLV2352IPWLE)



These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLCS011B - MAY 1992 - REVISED MARCH 1999





SLCS011B - MAY 1992 - REVISED MARCH 1999






SLCS011B – MAY 1992 – REVISED MARCH 1999

### **TLV2352Y** chip information

These chips, when properly assembled, display characteristics similar to the TLV2352. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip can be mounted with conductive epoxy or a gold-silicon preform.





SLCS011B - MAY 1992 - REVISED MARCH 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, V <sub>I</sub>	
Output voltage, V <sub>O</sub>	
Input current, I <sub>I</sub>	
Output current, I <sub>O</sub>	
Duration of output short-circuit current to GND (see Note 3)	
Continuous total power dissipation	
Operating free-air temperature range, T <sub>A</sub> : TLV2352I	
TLV2352M	
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, and PW	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, JG, and U	J Packages 300°C

<sup>†</sup> Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at IN+ with respect to IN-.
- 3. Short circuits from outputs to V<sub>DD</sub> can cause excessive heating and eventual device destruction.

	DIS	SIPATION RATIN	G TABLE	
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW	_
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	520 mW	—
PW	525 mW	4.2 mW/°C	273 mW	—
U	700 mW	5.5 mW/°C	370 mW	150 mW

#### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2	8	V
	$V_{DD} = 3 V$	0	1.75	V
Common-mode input voltage, $V_{IC}$	$V_{DD} = 5 V$	0	3.75	v
Operating free-air temperature, TA	TLV2352I	-40	85	°C
Operating nee-an temperature, 14	TLV2352M	-55	125	0



SLCS011B - MAY 1992 - REVISED MARCH 1999

#### electrical characteristics at specified free-air temperature<sup>†</sup>

							TLV2	3521			
	PARAMETER	TEST CON	DITIONS	т <sub>А</sub> ‡	v	DD = 3 \	/	V	<sub>DD</sub> = 5 V	'	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
Vie	Input offset voltage		See Note 4	25°C		1	5		1	5	mV
VIO	input onset voltage	$V_{IC} = V_{ICR}min,$	See Note 4	Full range			7			7	IIIV
lia	Input offset current			25°C		1			1		pА
lio	input onset current			85°C			1			1	nA
l	logut biog ourropt			25°C		5			5		pА
IB	Input bias current			85°C			2			2	nA
	Common mode input			25°C	0 to 2			0 to 4	-		
VICR	Common-mode input voltage range			Full range	0 to 1.75			0 to 3.75			V
1	High-level output			25°C		0.1			0.1		nA
ЮН	current	V <sub>ID</sub> = 1 V		Full range			1			1	μA
\/	Low-level output			25°C		115	300		150	400	mV
VOL	voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 2 \text{ mA}$	Full range			600			700	mv
I <sub>OL</sub>	Low-level output current	V <sub>ID</sub> = -1 V,	V <sub>OL</sub> = 1.5 V	25°C	6	16		6	16		mA
1	Supply ourrent		Nalaad	25°C		120	250		140	300	۸
IDD	Supply current	V <sub>ID</sub> = 1 V,	No load	Full range			350			400	μA

<sup>†</sup> All characteristics are measured with zero common-mode input voltages unless otherwise noted.

<sup>‡</sup>Full range is –40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with  $V_{DD} = 5 V$ , 2 V with  $V_{DD} = 3 V$ , or below 400 mV with a 10-k $\Omega$  resistor between the output and  $V_{DD}$ . They can be verified by applying the limit value to the input and checking for the appropriate output state.

### switching characteristics, V<sub>DD</sub> = 3 V, T<sub>A</sub> = $25^{\circ}C$

PARAMETER			TEST CON	DITIONS	т	LV2352I		UNIT
PARAMETER			TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Response time	RL = 5.1 kΩ,	C <sub>L</sub> = 15 pF§,	See Note 5	100-mV input step with 5-mV overdrive		640		ns

§ C<sub>1</sub> includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses  $V_0 = 1 V$  with  $V_{DD} = 3 V$  or  $V_0 = 1.4 V$  with  $V_{DD} = 5 V$ .

### switching characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C

PARAMETER			TEST CON		т	LV2352I		UNIT
FARAMETER			TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Response time	$P_{\rm L} = 5.1  \rm kO$	C <sub>L</sub> = 15 pF§,	Soo Noto E	100-mV input step with 5-mV overdrive		650		
Response unie	$K_{L} = 5.1 \text{ Ksz},$	C[ = 15 pr3,	See Note 5	TTL-level input step		200		ns

§ CL includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses  $V_O = 1 V$  with  $V_{DD} = 3 V$  or  $V_O = 1.4 V$  with  $V_{DD} = 5 V$ .



SLCS011B - MAY 1992 - REVISED MARCH 1999

							TLV2	352M			
	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> ‡	V	DD = 3 \	/	V	DD = 5 V	'	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
Via	Input offect veltage		See Note 4	25°C		1	5		1	5	mV
VIO	Input offset voltage	$V_{IC} = V_{ICR}min$ ,	See Note 4	Full range			10			10	IIIV
lia	Input offset current			25°C		1			1		pА
10	input onset current			125°C			10			10	nA
lin.	Input bias current			25°C		5			5		pА
IB	input bias current			125°C			20			20	nA
	Common modo input			25°C	0 to 2			0 to 4			
VICR	Common-mode input voltage range			Full range	0 to 1.75			0 to 3.75			V
1	High-level output			25°C		0.1			0.1		nA
ЮН	current	V <sub>ID</sub> = 1 V		Full range			1			1	μΑ
Val	Low-level output		le 2 m/	25°C		115	300		150	400	mV
VOL	voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 2 \text{ mA}$	Full range			600			700	IIIV
IOL	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	25°C	6	16		6	16		mA
	Supply ourrent		No load	25°C		120	250		140	300	
IDD	Supply current	V <sub>ID</sub> = 1 V,	NO IOAU	Full range			350			400	μA

#### electrical characteristics at specified free-air temperature<sup>†</sup>

<sup>†</sup> All characteristics are measured with zero common-mode input voltages unless otherwise noted.

<sup>‡</sup>Full range is –55°C to 125°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with  $V_{DD} = 5 V$ , 2 V with  $V_{DD} = 3 V$ , or below 400 mV with a 10-k $\Omega$  resistor between the output and  $V_{DD}$ . They can be verified by applying the limit value to the input and checking for the appropriate output state.

### switching characteristics, $V_{DD}$ = 3 V, $T_A$ = 25°C

PARAMETER			TEST CON		TL	V2352N	1	UNIT
PARAMETER			TEST CON	511013	MIN	TYP	MAX	UNIT
Response time	R <sub>L</sub> = 5.1 kΩ,	$C_{L} = 100 \text{ pF}\$,$	See Note 5	100-mV input step with 5-mV overdrive			1400	ns

 $C_L$  includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses  $V_0 = 1 V$  with  $V_{DD} = 3 V$  or  $V_0 = 1.4 V$  with  $V_{DD} = 5 V$ .

### switching characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CON	DITIONS	TL	_V2352N	1	UNIT
FARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	
Response time	$R_L = 5.1 \text{ k}\Omega,  C_L = 100$	ο Γ <sup>δ</sup> Soo Noto F	100-mV input step with 5-mV overdrive			1300	
Response time	$R_{L} = 5.1 \text{ K}_{22},  C_{L} = 100$	pF3, See Note 5	TTL-level input step			900	ns

§ C<sub>L</sub> includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses  $V_{O} = 1 V$  with  $V_{DD} = 3 V$  or  $V_{O} = 1.4 V$  with  $V_{DD} = 5 V$ .



SLCS011B - MAY 1992 - REVISED MARCH 1999

### electrical characteristics at specified free-air temperature, $T_A$ = 25°C^{\dagger}


						TLV2	352Y			
	PARAMETER	TEST CON	v	DD = 3 \	/	v	DD = 5 \	/	UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{IC} = V_{ICR}min$ ,	See Note 4		1	5		1	5	mV
IIO	Input offset current				1			1		pА
I <sub>IB</sub>	Input bias current				5			5		pА
VICR	Common-mode input voltage range			0 to 2			0 to 4			V
IOH	High-level output current	V <sub>ID</sub> = 1 V			0.1			0.1		nA
VOL	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 2 \text{ mA}$		115	300		150	400	mV
IOL	Low-level output current	$V_{ID} = -1 V,$	V <sub>OL</sub> = 1.5 V	6	16		6	16		mA
IDD	Supply current	V <sub>ID</sub> = 1 V	No load		120	250		140	300	μA

<sup>†</sup> All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with  $V_{DD} = 5 V$ , 2 V with  $V_{DD} = 3 V$ , or below 400 mV with a 10-k $\Omega$  resistor between the output and  $V_{DD}$ . They can be verified by applying the limit value to the input and checking for the appropriate output state.




SLCS011B - MAY 1992 - REVISED MARCH 1999



### **TYPICAL CHARACTERISTICS**



SLCS011B - MAY 1992 - REVISED MARCH 1999



### TYPICAL CHARACTERISTICS




SLCS011B - MAY 1992 - REVISED MARCH 1999


### PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V<sub>ICR</sub> test, rather than changing the input voltages to provide greater accuracy.





A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.



SLCS011B – MAY 1992 – REVISED MARCH 1999

### PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.




Figure 10. Circuit for Input Offset Voltage Measurement



SLCS011B - MAY 1992 - REVISED MARCH 1999

### PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses  $V_O = 1.4$  V with  $V_{DD} = 5$  V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change states.






Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms




SLCS011B - MAY 1992 - REVISED MARCH 1999

### **MECHANICAL INFORMATION**

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012




SLCS011B - MAY 1992 - REVISED MARCH 1999

### **MECHANICAL INFORMATION**

#### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*)




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



SLCS011B - MAY 1992 - REVISED MARCH 1999

MECHANICAL INFORMATION




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only
- E. Falls within MIL-STD-1835 GDIP1-T8



SLCS011B - MAY 1992 - REVISED MARCH 1999

**MECHANICAL INFORMATION** 



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001




SLCS011B - MAY 1992 - REVISED MARCH 1999

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

#### PW (R-PDSO-G\*\*) 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153




SLCS011B - MAY 1992 - REVISED MARCH 1999

MECHANICAL INFORMATION

#### CERAMIC DUAL FLATPACK

U (S-GDFP-F10)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

D. Index point is provided on cap for terminal identification only.

E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9688101Q2A	ACTIVE	LCCC	FK	20	1	None	POST-PLATE	Level-NC-NC-NC
5962-9688101QHA	ACTIVE	CFP	U	10	1	None	A42 SNPB	Level-NC-NC-NC
5962-9688101QPA	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
TLV2352ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLV2352IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLV2352IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLV2352IPW	ACTIVE	TSSOP	PW	8	150	None	CU NIPDAU	Level-1-220C-UNLIM
TLV2352IPWLE	OBSOLETE	TSSOP	PW	8		None	Call TI	Call TI
TLV2352IPWR	ACTIVE	TSSOP	PW	8	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLV2352MFKB	ACTIVE	LCCC	FK	20	1	None	POST-PLATE	Level-NC-NC-NC
TLV2352MJG	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
TLV2352MJGB	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
TLV2352MUB	ACTIVE	CFP	U	10	1	None	A42 SNPB	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated