SCES036D - JULY 1995 - REVISED MARCH 2000

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown**
- Packaged in Thin Very Small-Outline **Package**

NOTE: For tape and reel order entry: The DBBR package is abbreviated to GR.

description

The SN74ALVCH16282 is an 18-bit to 36-bit registered bus exchanger designed for 1.65-V to 3.6-V V_{CC} operation.


This device is intended for use in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable (\overline{OE}) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16282 is characterized for operation from -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments



Function Tables

A-TO-B STORAGE ($\overline{OE} = L$, DIR = H)

	INPUTS	OUTI	PUTS	
SEL	CLK	Α	1B	2B
Н	X	Х	1B ₀ †	2B ₀ †
L	\uparrow	L	L‡	Х
L	\uparrow	Н	н‡	Х

[†] Output level before indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OE} = L$, DIR = L)

	INPUTS						
CLK	SEL	1B	2B	Α			
1	Н	Χ	L	L§			
↑	Н	Χ	Н	Н§			
↑	L	L	X	L			
↑	L	Н	X	Н			

[§] Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.


OUTPUT ENABLE

	INPUTS	OUT	PUTS	
CLK	OE	DIR	Α	1B, 2B
1	Н	Х	Z	Z
1	L	Н	Z	Active
1	L	L	Active	Z



[‡] Two CLK edges are needed to propagate

logic diagram (positive logic)



SCES036D - JULY 1995 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	64°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage	0	Vcc	V		
Vo	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-4		
	High level output ourrent	V _{CC} = 2.3 V		-12	m Λ	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Low lovel output ourrent	V _{CC} = 2.3 V		12	A	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES036D - JULY 1995 - REVISED MARCH 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	MIN	TYP [†] MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1
	$I_{OH} = -6 \text{ mA}$	2.3 V	2		1
VOH		2.3 V	1.7		V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2		
		3 V	2.4]
	$I_{OH} = -24 \text{ mA}$	3 V	2		
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
	I _{OL} = 4 mA	1.65 V		0.45]
VoL	I _{OL} = 6 mA	2.3 V		0.4] _v
	la. 12 mA	2.3 V		0.7	V
	I _{OL} = 12 mA	2.7 V		0.4]
	I _{OL} = 24 mA	3 V		0.55	
lį	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
	V _I = 0.58 V	1.65 V	25		
	V _I = 1.07 V	1.65 V	-25]
	V _I = 0.7 ∨	2.3 V	45		1
I _I (hold)	V _I = 1.7 V	2.3 V	-45		μΑ
	V _I = 0.8 V	3 V	75		1
	V _I = 2 V	3 V	-75		1
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V		±500	1
$V_O = V_{CC}$ or GND		3.6 V		±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μΑ
C _i Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4	pF
Cio A or B ports	V _O = V _{CC} or GND	3.3 V		8.5	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\,\$}}$ For I/O ports, the parameter IOZ includes the input leakage current.

SCES036D - JULY 1995 - REVISED MARCH 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			VCC =	1.8 V	V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			†		150		150		150	MHz
t _W	Pulse duration, CLK high or I	ow	†		3.3		3.3		3.3		ns
		A data before CLK↑	†		2.4		2.3		2		ns
١.	Catura tima	B data before CLK↑	†		2.2		2.2		1.8		
t _{su}	Setup time	DIR before CLK↑	†		2.2		2.1		1.7		
		SEL before CLK↑	†		2		2		1.8		
		A data after CLK↑	†		0.5		0.5		0.7		
t Hald Cara	Hold time	B data after CLK↑	†		0.5		0.5		0.6		ns
t _h	noid liffle	DIR after CLK↑	†		0.5		0.5		0.5		
		SEL after CLK↑	†		0.7		0.7		0.8		

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \pm 0.2 \text{ V}$		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	t _{pd} CLK	Α		†	1	6.1		5.5	1.4	5	
¹рd		В		†	1.2	6.3		5.7	1.6	5.3	ns
+	ŌĒ	А		†	1.3	6.9		6.3	1.2	5.7	ns
^t en OE	В		†	2.3	8.7		8.1	2.3	7.4	115	
4	ŌĒ	А		†	1.5	7		5.6	1.8	5.7	no
^t dis	OE .	В		†	2.1	7.9		6.4	2.3	6.4	ns

[†] This information was not available at the time of publication.


operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS V _{CC} = 1.8 V V _{CC} = 2.5 V V _C		V _{CC} = 3.3 V	UNIT		
FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT		
C		Outputs enabled	Cı = 0. f = 10 MHz	†	282	310	pF	
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	†	208	228	h.	

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated