SN74ALVC125供应商

SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCES110D - JULY 1997 - REVISED DECEMBER 1998

- EPIC[™] (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **Package Options Include Plastic** Small-Outline (D), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) **Packages**

D, DGV, OR PW PACKAGE (TOP VIEW)								
10E 1A 1Y 20E 2A 2Y GND	2	1 1 1	4 3 1 0 9 8	V _{CC} 4OE 4A 4Y 3OE 3A 3Y				

description

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V V_{CC} operation.


The SN74ALVC125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVC125 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)							
INPUTS OUTPUT							
OE	Α	Y					
L	Н	Н					
L	L	L					
Н	Х	Z					

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCES110D - JULY 1997 - REVISED DECEMBER 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Output voltage range, V_O (see Note 1)		
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0)		
Continuous output current, I _O		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3)		
	DGV package	
	PW package	170°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCES110D – JULY 1997 – REVISED DECEMBER 1998

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
lau	High-level output current	V _{CC} = 2.3 V		-12	mA
ЮН		$V_{CC} = 2.7 V$		-12	
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
la.	Low-level output current	$V_{CC} = 2.3 V$		12	4
IOL		V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Тд	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCES110D - JULY 1997 - REVISED DECEMBER 1998

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	

PA	RAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT		
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2	2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -6 \text{ mA}$	2.3 V	2					
Vон			2.3 V	1.7			V		
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2					
			3 V	2.4					
		$I_{OH} = -24 \text{ mA}$	3 V	2					
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2				
Max		I _{OL} = 4 mA	1.65 V					0.45	
		I _{OL} = 6 mA	2.3 V			0.4	v		
VOL	10 m 10 m 1	2.3 V			0.7				
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
Ц		$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μΑ		
IOZ		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μΑ		
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			10	μA		
∆ICC		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA		
0.	Control inputs		0.01/	3.5			- F		
Ci	Data inputs	VI = V _{CC} or GND	3.3 V		3.5		рF		
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		5.5		pF		

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A	Y	1.3	5.3	1	3.2		3.1	1.1	2.8	ns
t _{en}	OE	Y	1.4	6.4	1	4.1		4.3	1	3.5	ns
^t dis	OE	Y	1.8	5.9	1	3.4		4	1.4	4	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
Power dissipation		Outputs enabled	C _L = 0,	15	17	19	" Г
C _{pd} capacitance per gate	Outputs disabled	f = 10 MHz	2	2	3	рF	






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVC125 **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS

SCES110D - JULY 1997 - REVISED DECEMBER 1998



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tp7I and tp7H are the same as ten.
 - G. tpi H and tpHi are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCES110D – JULY 1997 – REVISED DECEMBER 1998

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V ± 0.3 V 6 V \cap TEST **S1 S1 500** Ω Open \cap tpd Open From Output $\langle \Lambda \Lambda \rangle$ 6 V tPLZ/tPZL Under Test С GND GND tPHZ/tPZH $C_L = 50 \text{ pF}$ **500** Ω (see Note A) LOAD CIRCUIT tw 2.7 V Input 1.5 V 1.5 V 2.7 V Timing 0 V 1.5 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 2.7 V Data 1.5 V 1.5 V 2.7 V Output Input 0 V Control 1.5 V 1.5 V (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES ^tPZL **t**PLZ 3 V Output 2.7 V Waveform 1 1.5 V Input 1.5 V 1.5 V V_{OL} + 0.3 V S1 at 6 V VOL 0 V (see Note B) tPHZ -^tPLH tPZH -^tPHL Output ۷он Waveform 2 V_{OH} – 0.3 V VOH 1.5 V S1 at GND Output 1.5 V 1.5 V (see Note B) 0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com