回SN54ALVTH16373供应商

SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCES067F - JUNE 1996 - REVISED JANUARY 1999

•	State-of-the-Art Advanced BiCMOS Technology (ABT) <i>Widebus</i> ™ Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation	SN54ALVTH16373 WD PACKAGE SN74ALVTH16373 DGG, DGV, OR DL PACKAGE (TOP VIEW)
•	•	10E 1 1 48 11LE
•	Support Mixed-Mode Signal Operation (5-V	1Q1 [] ₂ 47 [] 1D1
	Input and Output Voltages With 2.3-V to	1Q2 🛛 _{3 46} 🛛 1D2
	3.6-V V _{CC})	GND [] 4 45 [] GND
•	Typical V _{OLP} (Output Ground Bounce)	1Q3 🛛 5 44 🖸 1D3
	< 0.8 V at V _{CC} = 3.3 V, T _A = 25°C	1Q4 🛛 6 43 🖸 1D4
٠	High Drive (–24/24 mA at 2.5-V and	V _{CC} [7 42 [V _{CC}
	–32/64 mA at 3.3-V V _{CC})	1Q5 🛛 8 41 🖸 1D5
•	Power Off Disables Outputs, Permitting	1Q6 🛛 9 40 🖸 1D6
	Live Insertion	GND 10 39 GND
•	High-Impedance State During Power Up	1Q7 🛛 _{11 38} 🛛 1D7
	and Power Down Prevents Driver Conflict	1Q8 1 2 37 1 08
		2Q1 🛛 _{13 36} 🖸 2D1
	Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to	2Q2 🛛 _{14 35} 🖸 2D2
	Prevent the Bus From Floating	GND 15 34 GND
•	-	2Q3 1 _{16 33} 2D3
•	Auto3-State Eliminates Bus Current	2Q4 🛛 _{17 32} 🖸 2D4
	Loading When Output Exceeds V _{CC} + 0.5 V	
•	Latch-Up Performance Exceeds 250 mA Per	2Q5 🛛 _{19 30} 🖸 2D5
	JESD 17	2Q6 20 29 2D6
٠	ESD Protection Exceeds 2000 V Per	GND 21 28 GND
	MIL-STD-883, Method 3015; Exceeds 200 V	2Q7 2 22 27 2 D7
	Using Machine Model; and Exceeds 1000 V	2Q8 🛛 23 26 🗖 2D8

Using Machine Model; and Exceeds 1000 Using Charged-Device Model, Robotic Method

- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

🛛 2LE

SCES067F - JUNE 1996 - REVISED JANUARY 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ALVTH16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16373 is characterized for operation from -40°C to 85°C.


	(each o	-bit sect	lon)
	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
н	Х	Х	Z

FUNCTION TABLE (oach 8-bit soction)



SCES067F - JUNE 1996 - REVISED JANUARY 1999

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to 7 V
Output current in the low state, I _O : SN54ALVTH16373	96 mA
SN74ALVTH16373	
Output current in the high state, I _O : SN54ALVTH16373	–48 mA
SN74ALVTH16373	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DGV package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, V_{CC} = 2.5 V ± 0.2 V (see Note 3)

			SN54ALVTH16373			SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7			1.7			V
VIL	Low-level input voltage			14	0.7			0.7	V
VI	Input voltage		0	Vcc	5.5	0	VCC	5.5	V
IOH	High-level output current			2	-6			-8	mA
	Low-level output current			(C)	6			8	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	20	5	18			24	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	2		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES067F - JUNE 1996 - REVISED JANUARY 1999

recommended operating conditions, V_CC = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALVTH16373			SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
VI	Input voltage		0	Vcc	5.5	0	VCC	5.5	V
IOH	High-level output current			2	-24			-32	mA
	Low-level output current			5	24			32	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	22	48			64	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4		10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES067F - JUNE 1996 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

D		TEST CONDITIONS		SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT	
P/	ARAMETER	IESIC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
Vik		V _{CC} = 2.3 V,	lj = -18 mA			-1.2			-1.2	V	
Voh		V_{CC} = 2.3 V to 2.7 V,	l _{OH} = –100 μA	V _{CC} -0	.2		V _{CC} -0	.2			
			I _{OH} = -6 mA	1.8						V	
		V _{CC} = 2.3 V	I _{OH} = -8 mA				1.8				
		V_{CC} = 2.3 V to 2.7 V,	l _{OL} = 100 μA			0.2			0.2		
			I _{OL} = 6 mA			0.4					
Vol			I _{OL} = 8 mA						0.4	V	
		V _{CC} = 2.3 V	I _{OL} = 18 mA			0.5					
			I _{OL} = 24 mA						0.5		
	Control inputs	V _{CC} = 2.7 V,	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	V _{CC} = 0 or 2.7 V,	V _I = 5.5 V			\$ 10			10		
IJ			VI = 5.5 V		1	10			10	μΑ	
	Data inputs	V _{CC} = 2.7 V	$V_I = V_{CC}$		R	1			1		
			$V_{I} = 0$		4	-5			-5		
l _{off}		V _{CC} = 0,	V_{I} or V_{O} = 0 to 4.5 V		20				±100	μΑ	
I _{BHL} ‡	:	V _{CC} = 2.3 V,	V _I = 0.7 V) 115			115		μΑ	
I _{BHH} §		V _{CC} = 2.3 V,	V _I = 1.7 V	Q	-10			-10		μΑ	
BHLC		V _{CC} = 2.7 V,	$V_{I} = 0$ to V_{CC}	300			300			μΑ	
Івнно		V _{CC} = 2.7 V,	$V_I = 0$ to V_{CC}	-300			-300			μΑ	
IEX		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μA	
IOZ(P	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{\text{OE}}$ V _I = GND or V _{CC} , $\overline{\text{OE}}$	V to V _{CC} , = don't care			±100			±100	μA	
IOZH		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V			5			5	μA	
IOZL		V _{CC} = 2.7 V	$V_{O} = 0.5 V,$ $V_{I} = 0.7 V \text{ or } 1.7 V$			-5			-5	μA	
		Vee = 2 7 V	Outputs high		0.04	0.1		0.04	0.1		
ICC		$V_{CC} = 2.7 V,$ I _O = 0,	Outputs low	1	2.3	4.5		2.3	4.5	mA	
00		$V_{I} = V_{CC}$ or GND	Outputs disabled	1	0.04	0.1		0.04	0.1		
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0	1	3.5			3.5		pF	
Co		$V_{CC} = 2.5 V,$	$V_{0} = 2.5 \text{ V or } 0$		6			6		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. IBHH should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

I Current into an output in the high state when $V_O > V_{CC}$

*High-impedance state during power up or power down



SCES067F – JUNE 1996 – REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

P		TEAT		SN54AL	/TH16373	SN74	ALVTH1	6373	UNIT
P/	ARAMETER	IESIC	CONDITIONS	MIN T	PT MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 3 V,	lj = -18 mA		-1.2			-1.2	V
		V _{CC} = 3 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.2		V _{CC} -0.2	2		
VOH			I _{OH} = -24 mA	2					V
		$V_{CC} = 3 V$	I _{OH} = -32 mA			2			
		V _{CC} = 3 V to 3.6 V,	l _{OL} = 100 μA		0.2			0.2	
			I _{OL} = 16 mA					0.4	
			I _{OL} = 24 mA		0.5				N
VOL		$V_{CC} = 3 V$	I _{OL} = 32 mA					0.5	V
			I _{OL} = 48 mA		0.55				
			I _{OL} = 64 mA					0.55	
	Control inputo	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		<u>ځ</u> ±1			±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	VI = 5.5 V		10			10	
lj			VI = 5.5 V		x 10			10	μΑ
	Data inputs	V _{CC} = 3.6 V	$A^{I} = A^{CC}$		1			1	
			$V_{I} = 0$	2	-5			-5	
loff		V _{CC} = 0,	V_{I} or $V_{O} = 0$ to 4.5 V	0				±100	μΑ
I _{BHL} ‡		V _{CC} = 3 V,	VI = 0.8 V	75		75			μΑ
I _{BHH} §		V _{CC} = 3 V,	V _I = 2 V	-75		-75			μΑ
IBHLC		V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	500		500			μΑ
Івнно		V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	-500		-500			μΑ
I _{EX}		V _{CC} = 3 V,	V _O = 5.5 V		125			125	μΑ
IOZ(P	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{\text{OE}}$ V _I = GND or V _{CC} , OE	V to V _{CC} , = don't care		±100			±100	μA
IOZH		V _{CC} = 3.6 V	$V_{O} = 3 V,$ $V_{I} = 0.8 V \text{ or } 2 V$		5			5	μA
I _{OZL}		V _{CC} = 3.6 V	$V_0 = 0.5 V,$ $V_1 = 0.8 V \text{ or } 2 V$		-5			-5	μA
		V _{CC} = 3.6 V,	Outputs high	0	0.07 0.1		0.07	0.1	
ICC		$I_{O} = 0,$	Outputs low	1	3.2 5.5		3.2	5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled	(0.07 0.1		0.07	0.1	
∆ICC□]	$V_{CC} = 3 V$ to 3.6 V, Or Other inputs at V_{CC} or	ne input at V _{CC} – 0.6 V, GND		0.4			0.4	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5		3.5		pF
Co		V _{CC} = 3.3 V,	$V_{O} = 3.3 \text{ V or } 0$		6		6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V_{CC} and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#]An external driver must sink at least IBHHO to switch this node from high to low.

I Current into an output in the high state when $V_O > V_{CC}$

*High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES067F - JUNE 1996 - REVISED JANUARY 1999

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373	SN74ALVTH16373	UNIT
			MIN MAX	MIN MAX	
tw	Pulse duration, LE high		1.5 🖉	1.5	ns
		Data high	1.1 2	1	
t _{su}	Setup time, data before LE \downarrow	Data low	1.6	1.5	ns
t.	Hold time, data after LE \downarrow	Data high	Q1	0.9	ns
^t h	Hold time, data after LE \downarrow	Data low	1.6	1.5	

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVTH16373	SN74ALVTH16373	UNIT
			MIN MAX	MIN MAX	
tw	Pulse duration, LE high		1.5 🖉	1.5	ns
		Data high	1.5	1.4	
t _{su}	Setup time, data before LE \downarrow	Data low	e l	0.9	ns
t.	Hold time, data after LE \downarrow	Data high	Q1	0.9	ns
t _h	Hold time, data alter LEV	Data low	1.5	1.4	115

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED			SN54ALVTH16373	SN74ALVTH16373	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX		
^t PLH	D	Q	1 3.4	1 3.3	ns	
^t PHL	D	Q [1 4.3	1 4.2	115	
^t PLH	LE	Q	1.4 🐊 3.9	1.5 3.8	ns	
^t PHL	LL		1.4 4.6	1.5 4.5	115	
^t PZH	OE	Q	1.7 4.4	1.8 4.3	ns	
^t PZL	UE	Q	1,4 4.1	1.5 4	115	
^t PHZ	OE	Q	1.4 4.7	1.5 4.6	ns	
^t PLZ	UE	y y	1 3.7	1 3.6	113	


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED	PARAMETER FROM TO		SN54ALVTH1	6373	SN74ALVT	H16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	0	1	3.2	1	3.1	20
^t PHL	U	Q	1	3.4	1	3.3	ns
^t PLH	LE	Q	1	3.4	1	3.3	ns
^t PHL	LL	Q	1 2	3.6	1	3.5	115
^t PZH	OE	Q	1.3	4.1	1.4	4	20
^t PZL	ÛE	Q	70	3.5	1	3.4	ns
^t PHZ	OE	0	Q~1.4	5	1.5	4.9	ns
^t PLZ	UE	Q	1.4	4.6	1.5	4.5	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES067F - JUNE 1996 - REVISED JANUARY 1999




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCES067F - JUNE 1996 - REVISED JANUARY 1999



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated