SN54ALS74A供应商

SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS143A - D2661, APRIL 1982 - REVISED SEPTEMBER 1987

- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas instruments Quality and Reliability

| TYPE | TYPICAL MAXIMUM CLOCK FREQUENCY (C _L = 50 pF) | TYPICAL POWER DISSIPATION PER FLIP-FLOP |
|---------|--|---|
| 'ALS74A | 50 MHz | 6 mW |
| 'AS74 | 134 MHz | 26 mW |

description

These devices contain two independent D-type positive-edge triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS74A and SN74AS74 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE


| | INPUTS | | | | | | | | |
|--------|--------|------------|---|----|----|--|--|--|--|
| PRESET | CLEAR | CLOCK | D | Q | Q | | | | |
| L | Н | Х | Х | Н | L | | | | |
| н | L | Х | Х | L | Н | | | | |
| L | L | Х | Х | H† | H‡ | | | | |
| н | Н | \uparrow | Н | н | L | | | | |
| н | Н | \uparrow | L | L | Н | | | | |
| н | Н | L | Х | QO | QO | | | | |

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at Preset and Clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when Preset or Clear; returns to their inactive (high) level.




| 1CLK [; 1PRE [4 1Q [4 | 2 · · 3 · · 4 | 14 V _C 13 2C 12 2D 11 2C 10 2P 9 2Q 8 2Q | LK |
|--------------------------------|---------------------|---|----|

SN54ALS74A, SN54AS74...FK PACKAGE (TOP VIEW)



NC – No internal connection

logic symbol[‡]



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS143A - D2661, APRIL 1982 - REVISED SEPTEMBER 1987

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | SN54ALS74A, SN54ALS7455°C to 125°C | |
|---------------------------|------------------------------------|--|
| | SN74ALS74A, SN74ALS74 0°C to 70°C | |
| Storage temperature range | –65°C to 150°C | |

recommended operating conditions

| | | | S | N54AS7 | 4 | SN74AS74 | | UNIT | |
|-----------------|--|---------------------|------|--------|------|----------|-----|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| | | | | | | | | 0.8 | |
| VIL | Low-level input voltage | | | | 0.8† | | | | V |
| | | | | | 0.7‡ | | | | |
| IOH | High-level output current | | | | -0.4 | | | -0.4 | mA |
| IOL | Low-level output current | | | | 4 | | | 8 | mA |
| fclock | Clock frequency | | 0 | | 25 | 0 | | 34 | MHz |
| | | PRE or CLR low | 15 | | | 15 | | | |
| tw | Pulse duration | CLK high | 16.5 | | | 14.5 | | | ns |
| | | CLK low | 16.5 | | | 14.5 | | | |
| 1 | Catura times hafana OLIKA | Data | 15 | | | 15 | | | |
| t _{su} | Setup time before CLK [↑] | PRE or CLR inactive | 10 | | | 10 | | | ns |
| t _h | Hold time, data after CLK [↑] | | 0 | | | 0 | | | ns |
| TA | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C |

[†] Tested at -55° C to 70° C.

[‡]Tested at 70°C 125°C, per MIL-STD-883, method 5005, sub-group 1, 2, and 3. Static tests are performed at 25°C, 125°C, and –55°C.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CO | NDITIONS | SI | 154AS74 | | SN | 174AS74 | | UNIT |
|------------------|------------|----------------------------|--|--------------------|---------|------|--------------------|---------|------|------|
| F. | ARAMETER | IESI CO | NDITIONS | MIN | TYP§ | | | MAX | UNIT | |
| VIK | | V _{CC} = 4.5 V, | I _I = –18 mA | | | | -1.2 | | -1.5 | V |
| VOH | | V_{CC} = 4.5 V to 5.5 V, | $I_{OH} = -2mA$ | V _{CC} -2 | | | V _{CC} -2 | | | V |
| VOL | | V _{CC} = 4.5 V, | $I_{OL} = 4 \text{ mA}$ | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | _ | V _{CC} = 4.5 V, | I _{OL} = 8 mA | | | | | 0.35 | 0.5 | V |
| | CLK or D | | N | | | 0.1 | | | 0.1 | |
| 1j | PRE or CLR | V _{CC} = 4.5 V, | $V_{\rm CC} = 4.5 \text{ V}, \qquad V_{\rm I} = 7 \text{ V}$ | | | 0.2 | | | 0.2 | mA |
| | CLK or D | | | | | 20 | | | 20 | |
| ΊН | PRE or CLR | V _{CC} = 4.5 V, | V _I = 2.7 V | | | 40 | | | 40 | μA |
| | CLK or D | | N 0.4 M | | | -0.2 | | | -0.2 | |
| ΊL | PRE or CLR | V _{CC} = 4.5 V, | V _I = 0.4 V | | | -0.4 | | | -0.4 | mA |
| ۱ ₀ ¶ | - | V _{CC} = 5.5 V, | V _O = 2.25 V | -30 | | -112 | -30 | | -112 | mA |
| ICC | | V _{CC} = 5.5 V, | See Note 1 | | 2.4 | 4 | | 2.4 | 4 | mA |

§ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: I_{CC} is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.



SN54ALS74A, SN74ALS74A DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SDAS143A-D2661, APRIL 1982 - REVISED SEPTEMBER 1987

switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | C R T | $R_L = 50$ $R_L = 500$ A = MIN | Ω, Ι ΤΟ ΜΑΧ | k † | UNIT |
|------------------|-----------------|---------------------|-------------|--------------------------------------|----------------|------------|------|
| | | SN54 | SN54A | SN54ALS74A | | SN74ALS74A | |
| | | | MIN | MAX | MIN | MAX | |
| fmax | | | 25 | | 34 | | MHz |
| ^t PLH | PRE or CLR | 0 | 3 | 13.5 | 3 | 13 | ns |
| ^t PHL | PRE OF CLR | Q or Q | 5 | 17 | 5 | 15 | 115 |
| ^t PLH | CLK | Q or \overline{Q} | 5 | 17 | 5 | 16 | ns |
| ^t PHL | GER | QUIQ | 5 | 18 | 5 | 18 | 115 |

[†] For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



SN54AS74, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS143A - D2661, APRIL 1982 - REVISED SEPTEMBER 1987

recommended operating conditions

| | | | S | N54AS7 | 4 | SN74AS74 | | UNIT | | |
|-----------------|--------------------------------|---------------------|-----|--------|-----|----------|-----|------|------|--|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V | |
| VIH | High-level input voltage | | 2 | | | 2 | | | V | |
| VIL | Low-level input voltage | | | | 0.8 | | | 0.8 | V | |
| IOH | High-level output current | | | | -2 | | | -2 | mA | |
| IOL | Low-level output current | | | | 20 | | | 20 | mA | |
| fclock | Clock frequency | | 0 | | 90 | 0 | | 105 | MHz | |
| | | PRE or CLR low | 4 | | | 4 | | | | |
| tw | Pulse duration | CLK high | 4 | | | 4 | | | ns | |
| | | CLK low | 5.5 | | | 5.5 | | | | |
| | | Data | 4.5 | | | 4.5 | | | | |
| t _{su} | Setup time before CLK↑ | PRE or CLR inactive | 2 | | | 2 | | | ns | |
| t _h | Hold time, data after CLK↑ | · | 0 | | | 0 | | | ns | |
| Тд | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | ARAMETER | TEST CON | DITIONS | SI | SN54AS74 SN74AS74 | | | UNIT | | |
|-----------------|------------|----------------------------|-------------------------|--------------------|-------------------|------|--------------------|------|------|------|
| | ARAMETER | TEST COM | DITIONS | MIN | TYP [†] | MAX | MIN | TYP† | MAX | UNIT |
| VIK | | V _{CC} = 4.5 V, | II = -18 mA | | | | -1.2 | | -1.2 | V |
| VOH | | V_{CC} = 4.5 V to 5.5 V, | $I_{OH} = -2mA$ | V _{CC} -2 | | | V _{CC} -2 | | | V |
| VOL | | V _{CC} = 4.5 V, | I _{OL} = 20 mA | | 0.25 | 0.5 | | 0.25 | 0.5 | V |
| Ц | | V _{CC} = 5.5 V, | V _I = 7 V | | | 0.1 | | | 0.1 | mA |
| 1 | CLK or D | | <u>)/- 07)/</u> | | | 20 | | | 20 | |
| ін | PRE or CLR | V _{CC} = 5.5 V, | V _I = 2.7 V | | | 40 | | | 40 | μA |
| | CLK or D | | | | | -0.5 | | | -0.5 | |
| ¹ IL | PRE or CLR | V _{CC} = 5.5 V, | V _I = 0.4 V | | | -1.8 | | | -1.8 | mA |
| 10‡ | | V _{CC} = 5.5 V, | V _O = 2.25 V | -30 | | -112 | -30 | | -112 | mA |
| ICC | | V _{CC} = 5.5 V, | See Note 1 | | 10.5 | 16 | | 10.5 | 16 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (оитрит) | C R | ן 50 = 50 L = 500 | | | UNIT |
|------------------|-----------------|---------------------|--------|----------------------|-------|------|------|
| | | | SN54A | S74A | SN74A | S74A | |
| | | | MIN | MAX | MIN | MAX | |
| fmax | | | 90 | | 105 | | MHz |
| ^t PLH | PRE or CLR | Q or \overline{Q} | 3 | 8.5 | 3 | 7.5 | |
| ^t PHL | FRE 01 CER | 2012 | 3.5 | 11.5 | 3.5 | 10.5 | ns |
| ^t PLH | CLK | Q or Q | 3.5 | 9 | 3.5 | 8 | ns |
| ^t PHL | OEK | | 4.5 | 10.5 | 4.5 | 9 | 113 |

§ For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *ALS/AS Logic Data Book*, 1986.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated