- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


DEVICE	A OUTPUT	B OUTPUT	LOGIC
SN74ALS651A, 'AS651	3 State	3 State	Inverting
SN54ALS652, SN74ALS652A, 'AS652	3 State	3 State	True
'ALS653	Open Collector	3 State	Inverting
SN74ALS654	Open Collector	3 State	True

#### description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high input level selects stored data. Figure 1

SN54ALS', SI SN74ALS', SN74A		W OI	
CLKAB [ SAB [ OEAB ] A1 [ A2 [ A3 ] A4 [ A5 ] A6 [ A7 ] A8 [ GND ]	1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	V <sub>CC</sub> CLKBA SBA OEBA B1 B2 B3 B4 B5 B6 B7 B8

## SN54ALS', SN54AS' ... FK PACKAGE (TOP VIEW)



NC - No internal connection

illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### description (continued)

The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the recommended maximum I<sub>OL</sub> for the -1 versions is increased to 48 mA. There are no -1 versions of the SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.

The SN54ALS' and SN54AS' families are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS' and SN74AS' families are characterized for operation from 0°C to 70°C.




SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

22

Х

22

н



Pin numbers are for the DW, JT, and NT packages.

Figure 1. Bus-Management Functions



FUNCTION TABLES

	SN74ALS651A, SN74ALS653, SN74AS651								
		INPU	ГS			DATA	a 1/o†	OPERATION OR FUNCTION	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	
L	Н	$\uparrow$	$\uparrow$	Х	х	Input	Input	Store A and B data	
Х	Н	↑	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B	
н	Н	$\uparrow$	$\uparrow$	X‡	Х	Input	Output	Store A in both registers	
L	Х	H or L	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B	
L	L	$\uparrow$	$\uparrow$	Х	x‡	Output	Input	Store B in both registers	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus	
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus	
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus	
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus	

#### SN54ALS653, SN54AS651, N74ALS651A, SN74ALS653, SN74AS65

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

<sup>‡</sup>Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

#### SN54ALS652, SN54AS652, SN74ALS652A, SN74ALS654, SN74AS652

		INPU <sup>-</sup>	TS			DATA	A I/O†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
Н	Н	$\uparrow$	$\uparrow$	X‡	Х	Input	Output	Store A in both registers
L	Х	H or L	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	x‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Х	Н	х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus


<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.




logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



#### logic diagrams (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, and NT packages.



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

<b>C I</b>	•	•	• •	•
Supply voltage, V <sub>CC</sub>				
Input voltage, VI: Control inputs				7 V
I/O ports				5.5 V
Operating free-air temperature range, T <sub>A</sub> :				
	SN74ALS651A	A, SN74ALS65	2A	0°C to 70°C
Storage temperature range, T <sub>stg</sub>				$-65^{\circ}C$ to $150^{\circ}C$

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN7	SN74ALS651A		UNIT
			MIN	MIN NOM MAX		
VCC	Supply voltage		4.5	5	5.5	V
$V_{\text{IH}}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
ЮН	High-level output current				-15	mA
					24	
IOL	Low-level output current				48‡	mA
fclock	Clock frequency		0		40	MHz
	Pulse duration	CLKBA or CLKAB high	12.5			
t <sub>w</sub>	Pulse duration	CLKBA or CLKAB low	12.5			ns
t <sub>su</sub>	Setup time before CLKAB↑ or CLKBA↑	A or B	10			ns
t <sub>h</sub>	Hold time after CLKAB↑ or CLKBA↑	A or B	0			ns
TA	Operating free-air temperature		0		70	°C
			÷			

<sup>‡</sup> Applies only to the SN74ALS651A-1 and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V

#### recommended operating conditions

			SN	54ALS6	52	SN74ALS652A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-12			-15	mA
				12			24		
IOL	Low-level output current							48‡	mA
<sup>f</sup> clock	Clock frequency		0		35	0		40	MHz
	Dulas duration	CLKBA or CLKAB high	14.5			12.5			
t <sub>W</sub>	Pulse duration	CLKBA or CLKAB low	14.5			12.5			ns
t <sub>su</sub>	Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$	A or B	15			10			ns
t <sub>h</sub>	Hold time after CLKAB $\uparrow$ or CLKBA $\uparrow$	A or B	5			0			ns
т <sub>А</sub>	Operating free-air temperature		-55		125	0		70	°C

 $\ddagger$  Applies only to the SN74ALS652A-1 and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS			SN74ALS651A			
	PARAMETER	TEST CO	INDITIONS	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2	V	
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2				
Vон		Vee - 45 V	I <sub>OH</sub> = -3 mA	2.4	3.2		V	
	V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -15 mA	2				
Vol		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		
		VCC = 4.5 V	I <sub>OL</sub> = 24 mA		0.35	0.5	V	
		V <sub>CC</sub> = 4.75 V,	IOL = 48 mA (-1 versions)		0.35	0.5		
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	A	
łı	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1	mA	
	Control inputs		V 07V			20	•	
ΙΗ	A or B ports <sup>‡</sup>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20	μA	
	Control inputs		N 0.4 M			-0.2	•	
ΙL	A or B ports‡	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.2	mA	
١٥§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA	
			Outputs high		42	68		
ICC		$V_{CC} = 5.5 V$	Outputs low		52	82	mA	
			Outputs disabled		52	82		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}.$ 

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST CONDITIONS		SN	54ALS6	52	SN7	4ALS65	2A	UNIT
P/	ARAMETER			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
Vari			I <sub>OH</sub> = -3 mA	2.4	3.2		2.4	3.2		V
∨он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2						v
			I <sub>OH</sub> = -15 mA				2			
			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
V <sub>OL</sub>		$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	V
		V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 48 mA (-1 versions)					0.35	0.5	
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	~ ^
I	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
	Control inputs		N 07N			20			20	
ΙН	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
	Control inputs					-0.2			-0.2	
ΙIL	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
IO§	•	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
-			Outputs high		47	76		47	76	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		55	88		55	88	mA
			Outputs disabled		55	88		55	88	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_{L} = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = \text{MIN t}$	<u>),</u> <u>)</u> ,	UNIT
			MIN	MAX	
f <sub>max</sub>			40		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	8	32	ns
<sup>t</sup> PHL			5	17	115
<sup>t</sup> PLH	A or B	B or A	2	18	ns
<sup>t</sup> PHL			2	10	110
<sup>t</sup> PLH	SBA or SAB <sup>‡</sup>	A or B	8	38	ns
<sup>t</sup> PHL	(with A or B high)		6	21	
<sup>t</sup> PLH	SBA or SAB <sup>‡</sup>	A or B	8	25	ns
<sup>t</sup> PHL	(with A or B low)		7	21	113
<sup>t</sup> PZH	OEBA	А	3	20	ns
<sup>t</sup> PZL	OLBA	X	5	18	110
<sup>t</sup> PHZ	OEBA	А	2	9	ns
<sup>t</sup> PLZ	ULBA		3	12	
<sup>t</sup> PZH	OEAB	В	3	22	ns
tPZL			6	21	- 115
<sup>t</sup> PHZ	OEAB	В	2	12	ns
<sup>t</sup> PLZ	JEAD .		2	14	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V C R R T	UNIT			
			SN54A	LS652	SN74AL	S652A	
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			35		40		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	10	35	8	30	ns
<sup>t</sup> PHL		AOID	5	20	5	17	115
<sup>t</sup> PLH	A or B	B or A	5	20	4	18	ns
<sup>t</sup> PHL		BUIA	3	15	3	12	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	15	40	8	35	ns
<sup>t</sup> PHL	(with A or B high)		6	23	6	20	110
<sup>t</sup> PLH	SBA or SAB‡	A or B	8	30	8	25	ns
<sup>t</sup> PHL	(with A or B low)	AOID	5	24	5	20	115
<sup>t</sup> PZH	OEBA	А	3	20	3	17	ns
t <sub>PZL</sub>	OEBA	~	5	22	5	18	115
<sup>t</sup> PHZ	OEBA	А	1	12	1	10	ns
tPLZ	UEBA		2	20	2	16	115
<sup>t</sup> PZH	OEAB	В	8	25	3	22	ns
tPZL			6	21	5	18	115
<sup>t</sup> PHZ	OEAB	В	1	12	1	10	ns
t <sub>PLZ</sub>	ULAD	В	2	21	2	16	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7V
Input voltage, VI: All inputs and A I/O ports	
B I/O ports	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS653 –	
SN74ALS653, SN74ALS654	. 0°C to 70°C
Storage temperature range, T <sub>stg</sub> –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN54ALS653			SN74ALS653			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
VOH	High-level output voltage	A ports			5.5			5.5	V
ЮН	High-level output current	B ports			-12			-15	mA
IOL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		35	MHz
	Pulse duration	CLKBA or CLKAB high	20			14.5			
tw	Pulse duration	CLKBA or CLKAB low	20			14.5			ns
t <sub>su</sub>	Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$	A or B	15			10			ns
t <sub>h</sub>	Hold time after CLKAB $\uparrow$ or CLKBA $\uparrow$	A or B	5			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

#### recommended operating conditions

			SN74ALS654			UNIT
			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage					V
VIL	Low-level input voltage			0.8	V	
VOH	High-level output voltage	A ports			5.5	V
ЮН	High-level output current	B ports			-15	mA
IOL	Low-level output current				24	mA
fclock	Clock frequency		0		35	MHz
	Pulse duration	CLKBA or CLKAB high	14.5			20
tw		CLKBA or CLKAB low	14.5			ns
t <sub>su</sub>	Setup time before CLKAB↑ or CLKBA↑	A or B	10			ns
t <sub>h</sub>	Hold time after CLKAB↑ or CLKBA↑	A or B	0			ns
ТА	Operating free-air temperature		0		70	°C



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

-	ARAMETER	TERT	CONDITIONS	SN	54ALS6	53	SN	74ALS6	53	UNIT	
P/	ARAMEIER	1251	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V	
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2				
Reports		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V		
∨он	B ports	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2						v	
				I <sub>OH</sub> = -15 mA				2			
Vai			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V	
VOL	VCC = 4.5 V	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	v	
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lı	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1			0.1	ША	
	Control inputs		<u>)</u>			20			20		
ΙΗ	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA	
	Control inputs					-0.2			-0.2		
ΊL	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA	
ЮН	A ports	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.1			0.1	mA	
IO§	B ports	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
	•		Outputs high		47	76		47	76		
lcc		$V_{CC} = 5.5 V$	Outputs low		55	88		55	88	mA	
			Outputs disabled		55	88		55	88		

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER	TEST OG	NDITIONS	SN	74ALS6	54		
	PARAMETER	IESI CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2	V	
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2			
Vон	B ports		$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -15 mA	2				
Vai		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4	V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 24 mA		0.35	0.5	, v	
1.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
łı	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1	ША	
L	Control inputs		V <sub>I</sub> = 2.7 V			20	A	
ΙН	A or B ports <sup>‡</sup>	$V_{CC} = 5.5 V,$				20	μA	
1	Control inputs					-0.2		
ΙL	A or B ports <sup>‡</sup>	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.2	mA	
ЮН	A ports	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.1	mA	
۱ <sub>0</sub> §	B ports	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA	
			Outputs high		47	76		
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		55	88	mA	
			Outputs disabled		55	88		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>L</sub> = 50 R <sub>L</sub> = 68 R1 = R2	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 680 \Omega \text{ (A outputs)},$ $R1 = R2 = 500 \Omega \text{ (B outputs)},$ $T_{A} = \text{MIN to MAX}^{\dagger}$				
			SN54A	SN54ALS653		LS653		
			MIN	MAX	MIN	MAX	1	
fmax			25		35		MHz	
<sup>t</sup> PLH	CLKBA	А	16	71	16	64	ns	
<sup>t</sup> PHL	ULKDA	A	6	24	6	22	115	
<sup>t</sup> PLH	CLKAB	В	10	35	10	30	ns	
<sup>t</sup> PHL	CENAD		5	20	5	17	115	
<sup>t</sup> PLH	А	В	5	20	5	18	ns	
<sup>t</sup> PHL	~	D	1.5	18	2	15		
<sup>t</sup> PLH	В	А	8	63	12	56	ns	
<sup>t</sup> PHL		A	2	18	2	15		
<sup>t</sup> PLH	SBA‡	А	12	68	19	62	ns	
<sup>t</sup> PHL	(with B high)	A	5	27	5	25	115	
<sup>t</sup> PLH	SBA‡	А	12	68	19	62		
<sup>t</sup> PHL	(with B low)	A	5	27	5	25	ns	
<sup>t</sup> PLH	SAB‡	В	8	30	15	35	ns	
<sup>t</sup> PHL	(with A high)	D	6	25	6	22	115	
<sup>t</sup> PLH	SAB‡	В	12	40	8	25	ns	
<sup>t</sup> PHL	(with A low)	D	6	25	6	22	115	
<sup>t</sup> PLH	OEBA	А	6	35	6	30		
<sup>t</sup> PHL	UEBA	n	6	27	6	24	ns	
<sup>t</sup> PZH	OEAB	В	7	25	8	22		
<sup>t</sup> PZL	UEAD	D	6	25	6	22	ns	
<sup>t</sup> PHZ	OEAB	D	1	16	1	14		
<sup>t</sup> PLZ	UEAB	В	2	21	2	16	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	то (OUTPUT)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	UNIT
			MIN MAX	
f <sub>max</sub>			35	MHz
<sup>t</sup> PLH	CLKBA	А	16 64	ns
<sup>t</sup> PHL	GENDA	A	6 22	115
<sup>t</sup> PLH	CLKAB	В	10 30	ns
<sup>t</sup> PHL	CLIVAD	Ь	5 17	115
<sup>t</sup> PLH	Α	В	5 18	ns
<sup>t</sup> PHL	^	D	2 15	115
<sup>t</sup> PLH	в	А	12 56	ns
<sup>t</sup> PHL	В	,,	2 21	115
<sup>t</sup> PLH	SBA‡	А	19 62	ns
<sup>t</sup> PHL	(with B low)	~	5 25	113
<sup>t</sup> PLH	SBA‡	А	19 62	ns
<sup>t</sup> PHL	(with B high)	~	5 25	115
<sup>t</sup> PLH	SAB‡	В	15 35	ns
<sup>t</sup> PHL	(with A low)	D	6 22	115
<sup>t</sup> PLH	SAB‡	В	8 25	ns
<sup>t</sup> PHL	(with A high)	Ь	6 22	115
<sup>t</sup> PLH	OEBA	А	6 30	ns
<sup>t</sup> PHL	UEDA	~	6 24	113
<sup>t</sup> PZH	OEAB	В	6 22	ns
tPZL			6 22	115
<sup>t</sup> PHZ	OEAB	В	1 14	ns
<sup>t</sup> PLZ			2 16	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, VI: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS651, SN54AS652	. −55°C to 125°C
SN74AS651, SN74AS652	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN54AS651 SN54AS652			SN74AS651 SN74AS652			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-12			-15	mA
IOL	Low-level output current				32			48	mA
fclock*	Clock frequency		0		75	0		90	MHz
L *	Pulse duration	CLKBA or CLKAB high	6			5			
t <sub>W</sub> *	Pulse duration	CLKBA or CLKAB low	7			6			ns
t <sub>su</sub> *	Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$	A or B	7			6			ns
t <sub>h</sub> *	Hold time after CLKAB↑ or CLKBA	A or B	0			0			ns
ТА	Operating free-air temperature		-55		125	0		70	°C

\* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS		154AS65 154AS65		SN74AS651 SN74AS652			UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2	2		
Vari			I <sub>OH</sub> = -3 mA	2.4	3.2		2.4	3.2		V
Vон		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2						
			I <sub>OH</sub> = -15 mA				2			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 32 mA		0.25	0.5				V
		VCC = 4.5 V	I <sub>OL</sub> = 48 mA					0.35	0.5	v
L.	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
tı.	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
	Control inputs	V <sub>CC</sub> = 5.5 V,	V 07V			20			20	•
ΙН	A or B ports‡		V <sub>I</sub> = 2.7 V			70			70	μA
	Control input		N 0.4 M			-0.5			-0.5	
۱L	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.75			-0.75	mA
۱ <sub>0</sub> §	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		110	185		110	185	
	'AS651	V <sub>CC</sub> = 5.5 V	Outputs low		120	195		120	195	
1			Outputs disabled		130	195		130	195	mA
ICC			Outputs high		120	195		120	195	
	'AS652	V <sub>CC</sub> = 5.5 V	Outputs low		130	211		130	211	
			Outputs disabled		130	211		130	211	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

 $\ddagger$  For I/O ports, the parameters IIH and IIL include the off-state output current.

\$ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R1 R2 T <sub>A</sub>	UNIT			
			SN54A	S651	SN74A	S651	
		Ι Γ	MIN	MAX	MIN	MAX	
fmax*			75		90		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	11	2	8.5	ns
<sup>t</sup> PHL	CERDA OF CERAD	AOID	2	10	2	9	115
<sup>t</sup> PLH	A or B	B or A	2	12	2	8	ns
<sup>t</sup> PHL		BUIX	1	8	1	7	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	2	15	2	11	ns
<sup>t</sup> PHL	SBA UI SAB+	AUD	2	11	2	9	115
<sup>t</sup> PZH	OEBA	А	2	11	2	10	ns
<sup>t</sup> PZL	UEBA	~	3	18	3	16	115
<sup>t</sup> PHZ	OEBA	А	2	10	2	9	ns
<sup>t</sup> PLZ	OEBA	~	2	10	2	9	IIS
<sup>t</sup> PZH	OEAB	В	3	12	3	11	ns
<sup>t</sup> PZL			3	20	3	16	115
<sup>t</sup> PHZ	OEAB	В	2	11	2	10	ns
<sup>t</sup> PLZ	OLAD	6	2	12	2	11	115

\* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	UNIT			
			SN54A	S652	SN74A	S652	
			MIN	MAX	TYP	MAX	
fmax*			75		90		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	11	2	8.5	ns
<sup>t</sup> PHL	CERDA OF CERAD	AUB	2	10	2	9	IIS
<sup>t</sup> PLH	A or B	B or A	2	12	2	9	ns
<sup>t</sup> PHL		BUIX	1	8	1	7	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	2	15	2	11	ns
<sup>t</sup> PHL	SDA UI SAD+	AUD	2	11	2	9	115
<sup>t</sup> PZH	OEBA	А	2	11	2	10	ns
<sup>t</sup> PZL	OEBA	A	3	18	3	16	115
<sup>t</sup> PHZ	OEBA	А	2	10	2	9	ns
<sup>t</sup> PLZ	OEBA	~	2	10	2	9	115
<sup>t</sup> PZH	OEAB	В	3	12	3	11	ns
<sup>t</sup> PZL	ULAD	U U	3	20	3	16	115
<sup>t</sup> PHZ	OEAB	В	2	11	2	10	ns
<sup>t</sup> PLZ	ULAD	U U	2	12	2	11	115


\* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 1$  MHz,  $Z_{\Omega} = 50 \Omega$ ,  $t_f \le 2$  ns,  $t_f \le 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuits and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated