SN54ABT16843 . . . WD PACKAGE

**SN74** 

SCBS223E – OCTOBER 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16843 18-bit bus-interface D-type latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ABT16843 can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device provides true data at its outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are in the high-impedance state during power up and power down. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

ABT16843 DGG OR DL PACKAGE								
	(TOP VI	EW)	)					
1CLR	$\int \nabla$	56						
10ER [	1		1LE 1PRE					
		55	6					
		54	E					
GND		53	h					
1Q2		52	1D2					
1Q3		51	1D3					
V <sub>CC</sub>	1	50						
1Q4		49	6					
1Q5		48	6					
1Q6	-	47	6					
GND		46	GND					
1Q7		45	Ь					
1Q8		44	E ·					
1Q9 [		43	E					
2Q1 [		42	L					
2Q2		41	2D2					
	17	40	E ·					
GND [		39	6					
2Q4 [	1	38	2D4					
2Q5		37	2D5					
2Q6 [	21	36	E					
V <sub>CC</sub>	22	35	□ v <sub>cc</sub>					
2Q7		34	E					
2Q8	24	33	E					
GND [	25	32	6					
2Q9	26	31	2D9					
20E [	27	30	2PRE					
2CLR	28	29	2LE					
			•					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

### description (continued)

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT16843 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16843 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE (each 9-bit latch)									
	INPUTS								
PRE	CLR	OE	LE	D	Q				
L	Х	L	Х	Х	Н				
н	L	L	Х	Х	L				
н	Н	L	Н	L	L				
н	Н	L	Н	Н	н				
н	Н	L	L	Х	Q <sub>0</sub>				
Х	Х	Н	Х	Х	Z				




## SN54ABT16843, SN74ABT16843 **18-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS223E – OCTOBER 1992 – REVISED MAY 1997

logic diagram (positive logic)



To Eight Other Channels



**To Eight Other Channels** 



### SN54ABT16843, SN74ABT16843 **18-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS223E - OCTOBER 1992 - REVISED MAY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Voltage range applied to any output in the high or power-off state, $V_O$ Current into any output in the low state, $I_O$ : SN54ABT16843	0.5 V to 7 V 0.5 V to 5.5 V 
SN74ABT16843	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

		SN54AB	SN54ABT16843		Г16843	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	Ŋ	2		V	
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			Vcc	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current		200	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		<b>Q</b> 200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS223E - OCTOBER 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16843	SN74ABT16843		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
Vari		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		v	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
II		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or GN				±1		±1		±1	μΑ	
IOZPU	‡	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$				±50		±50		±50	μΑ	
IOZPD	‡	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 2$	0, .7 V, <del>OE</del> = X			±50	22	±50		±50	μΑ	
IOZH		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 2.7 \text{ V}$ , $\overline{\text{OE}}$				10	PODU	10		10	μΑ	
I <sub>OZL</sub>		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 0.5 \text{ V}$ , OE	5.5 V, ≥ 2 V			-10	Q	-10		-10	μΑ	
loff		$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100				±100	μΑ	
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μΑ	
١٥		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high	.,				0.5		0.5		0.5		
ICC	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>C</sub> V <sub>I</sub> = V <sub>CC</sub> or GN				85		85		85	mA	
	Outputs disabled					0.5		0.5		0.5	1	
∆ICC <sup>¶</sup>		$V_{CC} = 5.5 V, O$ Other inputs at	ne input at 3.4 V, V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
Ci		V <sub>I</sub> = 2.5 V or 0.	5 V		3.5						pF	
Co		V <sub>O</sub> = 2.5 V or 0	.5 V		8						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup> This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS223E - OCTOBER 1992 - REVISED MAY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16843		SN74ABT16843		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
	CLR low	3.3		3.3	Ņ	3.3				
tw	Pulse duration	PRE low	3.3		3.3	NE	3.3		ns	
		LE high	3.3		3.3	22	3.3			
	Setup time, data before LE↓	High	0.9		0.9	r.	0.9		ns	
t <sub>su</sub>		Low	0.6		0.6		0.6		115	
t <sub>h</sub> Hold time, data after L	Hold time, data after LE	High	1.7		Q1.7		1.7			
		Low	1.8		<b>२</b> 1.8		1.8		ns	

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16843		SN74ABT16843		UNIT	
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	D	0	1.6	3.1	4.2	1.6	5.1	1.6	4.8	00	
<sup>t</sup> PHL	D	Q	1.6	3.2	4.2	1.6	5	1.6	4.8	ns	
<sup>t</sup> PLH	LE	Q	2.3	4	5	2.3	6.3	2.3	5.9	20	
<sup>t</sup> PHL		Q	2.5	3.9	4.8	2.5	5.6	2.5	5.3	ns	
<sup>t</sup> PLH		Q	2.1	4	5.1	2.1	6.3	2.1	6.1	ns	
<sup>t</sup> PHL	PRE	ý	2.2	3.7	4.6	2.2	5.3	2.2	5	115	
<sup>t</sup> PLH	CLR	Q	1.9	3.7	4.8	1.9	5.7	1.9	5.4	ns	
<sup>t</sup> PHL	CLR	y	2.2	4.2	5.3	2.2	6.1	2.2	6	115	
<sup>t</sup> PZH	6	Q	1.6	3.3	4.3	1.6	5.5	1.6	5.4	ns	
<sup>t</sup> PZL	OE	y y	2	3.2	4.6	2	5.9	2	5.8	115	
<sup>t</sup> PHZ	OE			1.7	4	5.5	1.7	6.4	1.7	6.3	ns
<sup>t</sup> PLZ	UE	Q	1.7	3.7	4.4	1.7	5.3	1.7	5.2	115	



SCBS223E - OCTOBER 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated