CDC9842供应商

CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

| • | Provides System Clock Solution for |
|---|------------------------------------|
| | Pentium™/82430X/82430VX and |
| | Pentium Pro 82440FX Chipsets |

- Four Host-Clock Outputs With Programmable Frequency (50 MHz, 60 MHz and 66 MHz)
- Six PCI Clock Outputs at Half-CPU Frequency
- One 48-MHz Universal Serial Bus (USB) **Clock Output**
- Three 14.318-MHz Reference Clock Outputs
- All Output Clock Frequencies Derived From a Single 14.31818-MHz Crystal Input
- LVTTL-Compatible Inputs and Outputs
- Internal Loop Filters for Phase-Locked Loops Eliminate the Need for External Components
- Operates at 3.3 V_{CC}
- Packaged in Plastic Small-Outline Package

description

The CDC9842 is a high-performance clock synthesizer/driver that generates the system clocks necessary to support Pentium™/82430X/82430VX and Pentium Pro 82440FX chipsets. Four host-clock outputs (HCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 control inputs. Six PCI-clock outputs (PCLKn) are half the frequency of CPU clock outputs and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, a universal serial bus (USB) clock output at 48 MHz (SBCLK) and three 14.318-MHz reference clock outputs (REF0, REF1, REF2) are provided.

All output frequencies are generated from a 14.318-MHZ crystal input. A reference clock can be provided at the X1 input instead of a crystal input.

Two phase-locked loops (PLLs) are used to generate the host clock frequency and the 48-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for external components. The PCI-clock frequency is derived directly from the host-clock frequency. The PLL circuit can be bypassed in the TEST mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input.

The host- and PCI-clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state and are enabled via OE.

Because the CDC9842 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, as well as following any changes to the OE or SELn inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Pentium is a trademark of Intel Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

| |) |
|--|----|
| V _{CC} 1 28 REF X1 2 27 REF X2 3 26 V _{CC} | 1 |
| GND 4 25 REF | |
| OE 5 24 SBCI HCLK0 6 23 GND | |
| HCLK1 [7 22] PCL V _{CC} [8 21] PCL | - |
| HCLK2 9 20 V _{CC} HCLK3 10 19 PCL | <2 |
| GND [11 18] PCLI SEL1 [12 17] GND | <3 |
| SEL0 13 16 PCL V _{CC} 14 15 PCL | |

DW PACKAGE


CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS546B – NOVEMBER 1995 – REVISED MAY 1996

| FUNCTION TABLE | | | | | | | |
|----------------|------|------|-------------------|--------|--------|------------|--------|
| OE | SEL0 | SEL1 | X1 | HCLKn | PCLKn | REFn | SBCLK |
| L | Х | Х | 14.318 MHz | Hi-Z | Hi-Z | Hi-Z | Hi-Z |
| н | L | L | 14.318 MHz | 50 MHz | 25 MHz | 14.318 MHz | 48 MHz |
| н | L | Н | 14.318 MHz | 60 MHz | 30 MHz | 14.318 MHz | 48 MHz |
| н | Н | L | 14.318 MHz | 66 MHz | 33 MHz | 14.318 MHz | 48 MHz |
| Н | Н | Н | TCLK [†] | TCLK/2 | TCLK/4 | TCLK | TCLK/4 |

[†] TCLK is a test-clock input at the X1 input during test mode.



functional block diagram





CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} Input voltage range, V _I Voltage range applied to any output in the high-impedance state or power-off state, | |
|---|--|
| $ \begin{array}{l} V_O \ (\text{see Note 1}) \\ \text{Current into any output in the low state, } I_O \\ \text{Input clamp current, } I_{IK} \ (V_I < 0) \\ \text{Output clamp current, } I_{OK} \ (V_O < 0) \\ \text{Maximum power dissipation at } T_A = 55^\circ C \ (\text{in still air}) \ (\text{see Note 2}) \\ \text{Storage temperature range, } T_{\text{stg}} \\ \end{array} $ | |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|----------------|--------------------------------|-------|-----|------|
| Vcc | Supply voltage | 3.135 | 3.6 | V |
| VIH | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| VI | Input voltage | 0 | VCC | V |
| ЮН | High-level output current | | -8 | mA |
| IOL | Low-level output current | | 8 | mA |
| Т _А | Operating free-air temperature | 0 | 70 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | | | | T _A = 25°C | | | LINUT |
|-----------------|--------------------------------|----------------------------------|------------------|-----------------------|------|------|-------|
| PARAMETER | | TEST CONDITIONS | | MIN | typ‡ | MAX | UNIT |
| VIK | V _{CC} = 3.135 V, | lı = –18 mA | | | | -1.2 | V |
| VOH | V _{CC} = 3.135 V, | $I_{OH} = -8 \text{ mA}$ | | 2.5 | | | V |
| VOL | V _{CC} = 3.135 V, | IOL = 8 mA | | | | 0.4 | V |
| l | V _{CC} = 3.6 V, | $V_I = V_{CC} \text{ or } GND$ | | | | ±1 | μΑ |
| I _{OZ} | V _{CC} = 3.6 V, | $V_{O} = V_{CC} \text{ or } GND$ | | | | | μΑ |
| laa | V _{CC} = 3.6 V, | IO = 0, | Outputs enabled§ | | | 50 | mA |
| Icc | $V_I = V_{CC}$ or GND | - | Outputs disabled | | | 1 | mA |
| Ci | $V_I = V_{CC} \text{ or } GND$ | | | | 6 | | pF |
| С _о | $V_{O} = V_{CC}$ or GND | | | 6 | | pF | |

[‡]All typical values are at $V_{CC} = 3.3$ V.

§ Device in normal operating mode with no load on outputs



CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

| | | MIN | MAX | UNIT |
|---------------------------------|------------------|-----|-----|------|
| | After SEL1, SEL0 | | 5 | |
| Stabilization time [†] | After OE↑ | | 5 | ms |
| | After power up | | 5 | |

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

switching characteristics (see Figures 1 and 2)

| PARAMETER | PARAMETER FROM TO (INPUT) (OUTPUT) | | | to 3. | V _{CC} = 3.135 V to 3.6 V, T _A = 0°C to 70°C | |
|--------------------------------|---------------------------------------|-------|--------------------|-------|--|----|
| | | | | MIN | MAX | |
| . + | | | HCLKn | | 200 | ps |
| ^t skew [‡] | | | PCLKn | | 400 | ps |
| Offset [‡] | HCLKn | | PCLKn | 1 | 4 | ns |
| | | | HCKLn | 1 | ±250 | ps |
| Jitter‡ | | | PCLKn | | ±350 | ps |
| Duty cycle | | | Any output | 45% | 55% | |
| | | | SEL0 = L, SEL1 = L | 20 | | ns |
| | | HCKLn | SEL0 = L, SEL1 = H | 16.7 | | ns |
| . + | | PCLKn | SEL0 = H, SEL1 = L | 15 | | ns |
| t _c ‡ | | | SEL0 = L, SEL1 = L | 40 | | ns |
| | | | SEL0 = L, SEL1 = H | 33.3 | | ns |
| | | | SEL0 = H, SEL1 = L | 30 | | ns |
| . +8 | 3+ . | | HCLKn | | 2 | |
| t _r ‡§ | | PCKLn | |] | Z | ns |
| . +8 | | HCKLn | | | 0 | |
| tf‡§ | | | PCLKn | | 2 | ns |


[‡] Specifications are applicable only after the PLL stabilization time has elapsed.

§ Rise and fall times are characterized using the load circuits shown in Figure 1.




CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS546B – NOVEMBER 1995 – REVISED MAY 1996

PARAMETER MEASUREMENT INFORMATION CLOCK DRIVER CIRCUITS



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns,t_f \leq 2.5 ns.
- C. The outputs are measured one at a time with one transition per measurement.






Figure 2. Waveforms for Calculation of $\ensuremath{\mathsf{t}_{\mathsf{skew}}}\xspace$ and Offset



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated