间CDC516供应商

CDC516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

DGG PACKAGE

SCAS575A - JULY 1996 - REVISED JANUARY 1998

•	Phase-Lock Loop Clock Distribution for
	Synchronous DRAM Applications

- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V V_{CC}
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package

description

The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V V_{CC} and is designed to drive up to five clock loads per output.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

(TOP VIEW)								
V _{CC} 1Y0 1Y1	[]2 []3	υ] 4Y1				
GND GND 1Y2 1Y3	[5 [6		44	GND GND 4Y2 4Y3				
V _{CC} 1G GND	8 [9		41 40	V _{CC} 4G GND				
AV _{CC} CLK AGND	[11 [12		38 37	AV _{CC} FBIN				
AGND GND	14		35 34					
V _{CC} 2Y0 2Y1 GND GND	[17 [18 [19 [20		32 31 30 29	V _{CC} 3Y0 3Y1 GND GND				
2Y2 2Y3 V _{CC}	22		27] 3Y2] 3Y3				

1

Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC516 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS575A - JULY 1996 - REVISED JANUARY 1998


	FUNCTION TABLE									
		INPUTS			OUTPUTS					
1G	2G	3G	4G	CLK	1Y (0:3)	2Y (0:3)	3Y (0:3)	4Y (0:3)	FBOUT	
Х	Х	Х	Х	L	L	L	L	L	L	
L	L	L	L	Н	L	L	L	L	Н	
L	L	L	Н	Н	L	L	L	Н	Н	
L	L	Н	L	Н	L	L	Н	L	Н	
L	L	Н	Н	Н	L	L	Н	Н	Н	
L	Н	L	L	Н	L	Н	L	L	Н	
L	Н	L	Н	Н	L	Н	L	Н	Н	
L	Н	Н	L	Н	L	Н	Н	L	Н	
L	Н	Н	Н	Н	L	Н	Н	Н	Н	
н	L	L	L	Н	н	L	L	L	Н	
н	L	L	Н	Н	н	L	L	Н	Н	
н	L	Н	L	Н	н	L	Н	L	Н	
н	L	Н	Н	Н	н	L	Н	Н	Н	
н	Н	L	L	Н	н	Н	L	L	Н	
н	Н	L	Н	Н	н	Н	L	Н	Н	
н	Н	Н	L	Н	н	Н	Н	L	Н	
н	Н	Н	Н	Н	Н	Н	Н	Н	Н	

AVAILABLE OPTIONS

	PACKAGE
ТА	SMALL OUTLINE (PW)
0°C to 70°C	CDC516DGGR



SCAS575A - JULY 1996 - REVISED JANUARY 1998





SCAS575A - JULY 1996 - REVISED JANUARY 1998

Terminal Functions

TE	TERMINAL		DECODIDITION
NAME	NO.	TYPE	DESCRIPTION
CLK	12	I	Clock input. CLK provides the clock signal to be distributed by the CDC516 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	37	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	9	I	Output bank enable. 1G is the output enable for outputs 1Y(0:3). When 1G is low, outputs 1Y(0:3) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:3) are enabled and switch at the same frequency as CLK.
2G	16	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic-low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
3G	33	I	Output bank enable. 3G is the output enable for outputs 3Y(0:3). When 3G is low, outputs 3Y(0:3) are disabled to a logic-low state. When 3G is high, all outputs 3Y(0:3) are enabled and switch at the same frequency as CLK.
4G	40	I	Output bank enable. 4G is the output enable for outputs $4Y(0:3)$. When 4G is low, outputs $4Y(0:3)$ are disabled to a logic-low state. When 4G is high, all outputs $4Y(0:3)$ are enabled and switch at the same frequency as CLK.
FBOUT	35	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
1Y(0:3)	2, 3, 6, 7	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 1Y(0:3) are enabled via 1G. These outputs can be disabled to a logic-low state by deasserting the 1G control input.
2Y(0:3)	18, 19, 22, 26	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 2Y(0:3) are enabled via 2G. These outputs can be disabled to a logic-low state by deasserting the 2G control input.
3Y(0:3)	31, 30, 27, 26	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 3Y(0:3) are enabled via 3G. These outputs can be disabled to a logic-low state by deasserting the 3G control input.
4Y(0:3)	47, 46, 43, 42	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 4Y(0:3) are enabled via 4G. These outputs can be disabled to a logic-low state by deasserting the 4G control input.
AVCC	11, 38	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, the PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	13, 14, 36	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
Vcc	1, 8, 17, 24, 25, 32, 41, 48	Power	Power supply
GND	4, 5, 10, 15, 20, 21, 28, 29, 34, 39, 44, 45	Ground	Ground



SCAS575A - JULY 1996 - REVISED JANUARY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high	
or low state, V_O (see Notes 1 and 2)	–0.5 V to Vcc + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	0.85 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-20	mA
IOL	Low-level output current		20	mA
ТА	Operating free-air temperature	0	70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	V _{CC}	MIN	TYP‡	MAX	UNIT
VIK	Ij = -18 mA		3 V			-1.2	V
VOH	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			V
VОН	I _{OH} = -20 mA		3 V	2.4			v
Vei	I _{OL} = 100 μA		MIN to MAX			0.2	V
VOL	I _{OL} = 20 mA		3 V			0.55	v
lı	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
ICC§	$V_I = V_{CC}$ or GND	$I_{O} = 0$, Outputs: low or high	3.6 V			20	μΑ
∏VICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3.3 V to 3.6 V			500	μΑ
Ci	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ For I_CC of AV_CC, see Figure 5. For dynamic digital I_CC, see Figure 6.



SCAS575A - JULY 1996 - REVISED JANUARY 1998

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclock	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†]		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Note 5 and Figures 1 and 2)[‡]

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.165 V			V _{CC} = 3.3 V ± 0.3 V			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
^t phase error reference (see Figure 3)	66 MHz < CLKIN↑ < 100 MHz	FBIN↑					-80400		ps
^t phase error, – jitter, (see Note 6)	CLKIN↑ = 100 MHz	FBIN↑	170		360		240		ps
t _{sk(o)} §	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter(pk-pk)	F(clkin > 66 MHz)	Any Y or FBOUT				-100		100	ps
Duty cycle	F(clkin ≤ 66 MHz)	Any Y or FBOUT				45%		55%	
Duty cycle	F(clkin > 66 MHz)	Any Y or FBOUT				43%		57%	
tr		Any Y or FBOUT		1.1	1.5	0.7		1.6	ns
tf		Any Y or FBOUT		0.8	1.3	0.5		1.5	ns

[‡] These parameters are not production tested.


§ The $t_{sk(0)}$ specification is only valid for equal loading of all outputs.

NOTES: 5. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

6. Phase error does not include jitter. The total phase error is 70 ps to 460 ps for the 5% V_{CC} range.








NOTES: A. CL includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , t_r \leq 1.2 ns, t_f \leq 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS575A - JULY 1996 - REVISED JANUARY 1998








SCAS575A - JULY 1996 - REVISED JANUARY 1998








SCAS575A - JULY 1996 - REVISED JANUARY 1998

MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated