# CDC318供应商

### CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I<sup>2</sup>C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998

<ul> <li>High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock</li> </ul>		ACKAGE P VIEW)
Buffering Applications	NC[1	U 48 NC
<ul> <li>Output Skew, t<sub>sk(o)</sub>, Less Than 250 ps</li> </ul>		48 I NC 47 NC
<ul> <li>Pulse Skew, t<sub>sk(p)</sub>, Less Than 650 ps</li> </ul>	V <sub>CC</sub>	46 V <sub>CC</sub>
<ul> <li>Supports up to Four Unbuffered SDRAM</li> </ul>	1Y0 4	45 4Y3
Dual Inline Memory Modules (DIMMs)	1Y1 5	44 4Y2
<ul> <li>I<sup>2</sup>C Serial Interface Provides Individual</li> </ul>		43 GND
Enable Control for Each Output	V <sub>CC</sub> [7	42 V <sub>CC</sub>
• Operates at 3.3 V	1Y2[8	41 4Y1
<ul> <li>Distributed V<sub>CC</sub> and Ground Pins Reduce</li> </ul>	1Y3[]9	40 🛛 4Y0
Switching Noise	GND [] 10	39 GND
<ul> <li>ESD Protection Exceeds 2000 V Per</li> </ul>	A[] 11	E E
MIL-STD-883, Method 3015	V <sub>CC</sub> 12	
	2Y0[13	
<ul> <li>Packaged in 48-Pin Shrink Small Outline (DL) Package</li> </ul>	2Y1 14	E
(DL) Fackage	GND 15	
description		
•	2Y2[ 17 2Y3[ 18	E
The CDC318 is a high-performance clock buffer	GND 19	E
that distributes one input (A) to 18 outputs (Y) with		
minimum skew for clock distribution. The CDC318	5Y0[21	
operates from a 3.3-V power supply, and is	GND 22	
characterized for operation from 0°C to 70°C.	V <sub>CC</sub> 23	26 GND
The device provides a standard mode	004-0	H

The device provides a standard mode (100K-bits/s) I<sup>2</sup>C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I<sup>2</sup>C device address table. Both of the I<sup>2</sup>C inputs (SDATA and SCLOCK) provide integrated pullup resistors (typically 140 k $\Omega$ ) and are 5-V tolerant.

NC – No internal connection

SDATA 24

25 SCLOCK

Three 8-bit I<sup>2</sup>C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Intel is a trademark of Intel Corporation

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

			FUNCTION 1	TABLE		
INP	UTS			OUTPUTS		
OE	Α	1Y0–1Y3	2Y0–2Y3	3Y0–3Y3	4Y0–4Y3	5Y0–5Y1
L	Х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Н	L	L	L	L	L	L
Н	Н	H‡	H‡	H‡	H‡	H‡

<sup>†</sup> The function table assumes that all outputs are enabled via the appropriate I<sup>2</sup>C configuration register bit. If the output is disabled via the appropriate configuration bit, then the output is driven to a low state, regardless of the state of the A input.

# logic diagram (positive logic)





## **Terminal Functions**

TERMINAL		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
1Y0–1Y3	4, 5, 8, 9	0	3.3-V SDRAM byte 0 clock outputs
2Y0–2Y3	13, 14, 17, 18	0	3.3-V SDRAM byte 1 clock outputs
3Y0–3Y3	31, 32, 35, 36	0	3.3-V SDRAM byte 2 clock outputs
4Y0-4Y3	40, 41, 44, 45	0	3.3-V SDRAM byte 3 clock outputs
5Y0–5Y1	21, 28	0	3.3-V clock outputs provided for feedback control of external phase-locked loops (PLLs)
A	11	I	Clock input
OE	38	I	Output enable. When asserted, OE puts all outputs in a high-impedance state. A nominal $140$ -k $\Omega$ pullup resistor is internally integrated.
SCLOCK	25	I	l <sup>2</sup> C serial clock input. A nominal 140-k $\Omega$ pullup resistor is internally integrated.
SDATA	24	I/O	Bidirectional I <sup>2</sup> C serial data input/output. A nominal 140-k $\Omega$ pullup resistor is internally integrated.
GND	6, 10, 15, 19, 22, 26, 27, 30, 34, 39, 43		Ground
NC	1, 2, 47, 48		No internal connection. Reserved for future use.
V <sub>CC</sub>	3, 7, 12, 16, 20, 23, 29, 33, 37, 42, 46		3.3-V power supply

#### I<sup>2</sup>C DEVICE ADDRESS

A7	A6	A5	A4	A3	A2	A1	A0 (R/W)
Н	Н	L	Н	L	L	Н	—

I <sup>2</sup> C BYTE 0-BIT DEFINITION <sup>†</sup>
---

BIT	DEFINITION	DEFAULT VALUE
7	2Y3 enable (pin 18)	Н
6	2Y2 enable (pin 17)	Н
5	2Y1 enable (pin 14)	Н
4	2Y0 enable (pin 13)	Н
3	1Y3 enable (pin 9)	Н
2	1Y2 enable (pin 8)	Н
1	1Y1 enable (pin 5)	Н
0	1Y0 enable (pin 4)	Н

<sup>†</sup> When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.



I<sup>2</sup>C BYTE 1-BIT DEFINITION<sup>†</sup>

BIT	DEFINITION	DEFAULT VALUE
7	4Y3 enable (pin 45)	Н
6	6 4Y2 enable (pin 44) H	
5 4Y1 enable (pin 41)		Н
4 4Y0 enable (pin 40)		Н
3 3Y3 enable (pin 36)		Н
2	3Y2 enable (pin 35)	Н
1	3Y1 enable (pin 32)	Н
0	3Y0 enable (pin 31)	Н

<sup>†</sup> When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.

BIT	DEFINITION	DEFAULT VALUE					
7	5Y1 enable (pin 28)	Н					
6	5Y0 enable (pin 21)	Н					
5 Reserved H		Н					
4	Reserved	Н					
3	Reserved	Н					
2	Reserved	Н					
1	Reserved	Н					
0	Reserved	Н					

#### I<sup>2</sup>C BYTE 2-BIT DEFINITION<sup>†</sup>

<sup>†</sup> When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)0	.5 V to 4.6 V
Input voltage range, VI (SCLOCK, SDATA) (see Note 1)	.5 V to 6.5 V
Output voltage range, V <sub>O</sub> (SDATA) (see Note 1)0	.5 V to 6.5 V
Voltage range applied to any output in the high or power-off state, Vo	) V <sub>CC</sub> +0.5 V
Current into any output in the low state (except SDATA), IO	48 mA
Current into SDATA in the low state, I <sub>O</sub>	12 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) (SCLOCK)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0) (SDATA)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3)	84°C/W
Storage temperature range, T <sub>stg</sub>	5°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages,

which use a trace length of zero. The absolute maximum power dissipation allowed at  $T_A = 55^{\circ}C$  (in still air) is 1.2 W.

3. Thermal impedance  $(\Theta_{JA})$  can be considerably lower if the device is soldered on the PCB board with a copper layer underneath the package. A simulation on a PCB board (3 in. × 3 in.) with two internal copper planes (1 oz. cu, 0.036 mm thick) and 0.071 mm cu (202) in area underneath the package, resulted in  $\Theta_{JA} = 60^{\circ}$ C/W. This would allow 1.2 W total power dissipation at TA = 70°C.

# recommended operating conditions (see Note 4)

			MIN	TYP	MAX	UNIT
VCC	3.3-V core supply voltage		3.135		3.465	V
		A, OE	2	١	/ <sub>CC</sub> +0.3	V
VIH	High-level input voltage	SDATA, SCLOCK (see Note 3)	2.2		5.5	V
		A, OE	-0.3		0.8	V
VIL	Low-level input voltage	SDATA, SCLOCK (see Note 3)	0		1.04	V
ЮН	High-level output current	Y outputs			1	mA
IOL	Low-level output current	Y outputs			-1	mA
ri	Input resistance to V <sub>CC</sub>	SDATA, SCLOCK (see Note 3)		140		kΩ
f(SCL)	SCLOCK frequency				100	kHz
<sup>t</sup> (BUS)	Bus free time		4.7			μs
<sup>t</sup> su(START)	START setup time		4.7			μs
<sup>t</sup> h(START)	START hold time		4			μs
<sup>t</sup> w(SCLL)	SCLOCK low pulse duration		4.7			μs
<sup>t</sup> w(SCLH)	SCLOCK high pulse duration		4			μs
<sup>t</sup> r(SDATA)	SDATA input rise time				1000	ns
<sup>t</sup> f(SDATA)	SDATA input fall time				300	ns
<sup>t</sup> su(SDATA)	SDATA setup time		250			ns
<sup>t</sup> h(SDATA)	SDATA hold time		0			ns
tsu(STOP)	STOP setup time		4			μs
TA	Operating free-air temperature		0		70	°C

NOTE 4: The CMOS-level inputs fall within these limits:  $V_{IH}$  min = 0.7 ×  $V_{CC}$  and  $V_{IL}$  max = 0.3 ×  $V_{CC}$ .



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
VIK	Input clamp voltage		V <sub>CC</sub> = 3.135 V,	lj = -18 mA			-1.2	V	
Vон	High-level output voltage	Y outputs	V <sub>CC</sub> = 3.135 V,	I <sub>OH</sub> = -1 mA	2.4			V	
		Y outputs	V <sub>CC</sub> = 3.135 V,	I <sub>OL</sub> = 1 mA			0.4		
VOL	Low-level output voltage	SDATA	V <sub>CC</sub> = 3.135 V	I <sub>OL</sub> = 3 mA			0.4	V	
		SDATA	VCC = 3.135 V	I <sub>OL</sub> = 6 mA			0.6		
		SDATA	V <sub>CC</sub> = 3.135 V,	$V_{O} = V_{CC} MAX$			20	μΑ	
	High lovel output current		V <sub>CC</sub> = 3.135 V,	V <sub>O</sub> = 2 V	-54		-126	mA	
IOH High-level output cur		Y outputs	V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 2.6 V		-54			
			V <sub>CC</sub> = 3.465 V,	V <sub>O</sub> = 3.135 V	-21		-46		
			V <sub>CC</sub> = 3.135 V,	V <sub>O</sub> = 1 V	49		118		
IOL Low-le	Low-level output current	Low-level output current Y outp	Y outputs	V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 0.7 V		58		mA
			V <sub>CC</sub> = 3.465 V,	V <sub>O</sub> = 0.4 V	23		53		
IIН		А					5		
	High-level input current	vel input current OE	$V_{CC} = 3.465 \text{ V}, \qquad V_{I} = V_{CC}$			20	μΑ		
		SCLOCK, SDATA					20		
		А					-5		
۱ <sub>IL</sub>	Low-level input current	Low-level input current OE	V <sub>CC</sub> = 3.465 V, V	$V_I = GND$	-10		-50	μΑ	
		SCLOCK, SDATA			-10		-50		
IOZ	High-impedance-state output	t current	V <sub>CC</sub> = 3.465 V,	V <sub>O</sub> = 3.465 V or 0			±10	μΑ	
loff	Off-state current	SCLOCK, SDATA	V <sub>CC</sub> = 0,	$V_I = 0 V$ to 5.5 V			50	μA	
ICC	Supply current		V <sub>CC</sub> = 3.465 V,	IO = 0		0.2	0.5	mA	
∆ICC	Change in supply current		$V_{CC} = 3.135 V \text{ to } 3.4$ One input at $V_{CC} = 0$ All other inputs at $V_{C}$	).6 V,			500	μΑ	
	Dyanmic I <sub>CC</sub> at 100 MHz		V <sub>CC</sub> = 3.465 V,	C <sub>L</sub> = 20 pF,		360		mA	
Cl	Input capacitiance		$V_{I} = V_{CC} \text{ or } GND,$	V <sub>CC</sub> = 3.3 V		4		pF	
CO	Output capacitance		$V_{O} = V_{CC}$ or GND,	V <sub>CC</sub> = 3.3 V		6		pF	
CI/O	SDATA I/O capacitance		$V_{I/O} = V_{CC}$ or GND,	V <sub>CC</sub> = 3.3 V		7		pF	



PARAMETER			FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
			A	Y		1.2	4.5	ns
<sup>t</sup> PLH	Low-to-high level propagation delay time		SCLOCK↓	SDATA valid	V <sub>CC</sub> = 3.3 V ±0.185 V, See Figure 3		2	μs
<sup>t</sup> PLH	Low-to-high level propagation delay time		SDATA↑	Y	$V_{CC}$ = 3.3 V ±0.185 V, See Figure 3		150	ns
			A	Y		1.2	4.5	ns
<sup>t</sup> PHL	High-to-low level propagation delay time		SCLOCK↓	SDATA valid	$V_{CC}$ = 3.3 V ±0.185 V, See Figure 3		2	μs
<sup>t</sup> PHL	High-to-low level propagation delay time		SDATAÎ	Y	V <sub>CC</sub> = 3.3 V ±0.185 V, See Figure 3		150	ns
<sup>t</sup> PZH	Enable time to the high level		OE	Υ		1	7	
t <sub>PZL</sub>	Enable time to the low level					1	7	ns
<sup>t</sup> PHZ	Disable time from the high level		OE	Y		1	7	ns
t <sub>PLZ</sub>	Disable time from the low level					1	7	115
<sup>t</sup> sk(o)	Skew time		A	Y			250	ps
<sup>t</sup> sk(p)	Skew time		A	Y			650	ps
<sup>t</sup> sk(pr)	Skew time		A	Y			1	ns
tr	Rise time			Y		0.5	2.4	ns
tr	Rise time (see Note 5 and Figure 3)	SDATA			CL = 10 pF	6		ns
					C <sub>L</sub> = 400 pF		950	115
t <sub>f</sub>	Fall time			Y		0.5	2.3	ns
tf	Fall time (see Note 5 and	SDATA			C <sub>L</sub> = 10 pF	20		ns
	Figure 3)				C <sub>L</sub> = 400 pF		250	


# switching characteristics over recommended operating conditions

NOTE 5: This parameter has a lower limit than BUS specification. This allows use of series resistors for current spike protection.



# **CDC318 1-LINE TO 18-LINE CLOCK DRIVER** WITH I<sup>2</sup>C CONTROL INTERFACE

SCAS587B - JANUARY 1997 - REVISED MARCH 1998



## PARAMETER MEASUREMENT INFORMATION


NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output skew,  $t_{Sk(0)}$ , is calculated as the greater of:

- The difference between the fastest and slowest of  $t_{PLHn}$  (n = 1:18)
- The difference between the fastest and slowest of  $t_{PHLn}$  (n = 1:18)
- B. Pulse skew,  $t_{sk(p)}$ , is calculated as the greater of  $|t_{PLHn} t_{PHLn}|$  (n = 1:18)
- C. Process skew, t<sub>sk(pr)</sub>, is calculated as the greater of:
  - The difference between the fastest and slowest of tpLHn (n = 1:18) across multiple devices under identical operating conditions
  - The difference between the fastest and slowest of tpHLn (n = 1:18) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of tsk(o), tsk(p), tsk(pr)



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The repeat start condition is not supported.

B. All input pulses are supplied by generators having hte following characteristics: PRR  $\leq$  100 kHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\geq$  10 ns, t<sub>f</sub>  $\geq$  10 ns.


Figure 3. Propagation Delay Times, tr and tf



MECHANICAL INFORMATION

#### PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G\*\*) 48 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated