AC112M供应商

CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 - JANUARY 2003

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- **Balanced Propagation Delays**
- ±24-mA Output Drive Current Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and **Circuit Design**
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

description/ordering information

The 'AC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

T _A	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E		CD74AC112E	CD74AC112E
–55°C to 125°C	SOIC – M	Tube	CD74AC112M	AC112M
		Tape and reel	CD74AC112M96	ACTIZIVI
	CDIP – F	Tube	CD54AC112F3A	CD54AC112F3A

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all pa


CD74AC112	CD54AC112 F PACKAGE CD74AC112 E OR M PACKAGE (TOP VIEW)											
1CLK			V _{CC}									
1K [2	15	1CLR									
1J [3	14	2CLR									
1PRE	4	13	2CLK									
1Q [5	12	2K									
1Q [6	11	2J									
2Q [7	10	2PRE									
GND [8	9	2Q									

CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003

-	FUNCTION TABLE (each flip-flop)										
		INPUTS			Ουτι	PUTS					
PRE	CLR	CLK	J	к	Q	Q					
L	Н	Х	Х	Х	Н	L					
н	L	Х	Х	х	L	н					
L	L	х	Х	х	H‡	H‡					
н	Н	\downarrow	L	L	Q ₀	\overline{Q}_0					
н	Н	\downarrow	н	L	н	L					
н	Н	\downarrow	L	н	L	Н					
н	Н	\downarrow	Н	Н	Toggle						
Н	Н	Н	Х	Х	Q ₀	\overline{Q}_0					

[†]Output states are unpredictable if PRE and CLR go high simultaneously after both being low at the same time.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0$ V or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

recommended operating conditions (see Note 3)

			T _A = 25°C		C –55°C to 125°C		–40°C to 85°C		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V	
		V _{CC} = 1.5 V	1.2		1.2		1.2			
VIH	VIH High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85		3.85			
	Low-level input voltage	V _{CC} = 1.5 V		0.3		0.3		0.3		
VIL		$V_{CC} = 3 V$		0.9		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		1.65		
VI	Input voltage		0	VCC	0	VCC	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	0	VCC	V	
IOH	High-level output current	V _{CC} = 4.5 V to 5.5 V		-24		-24		-24	mA	
IOL	Low-level output current	V_{CC} = 4.5 V to 5.5 V		24		24		24	mA	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 1.5 V to 3 V		50		50		50		
ΔVΔV	Input transition rise or fall rate	V _{CC} = 3.6 V to 5.5 V		20		20		20	ns/V	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			1.5 V	1.4		1.4		1.4		
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
V _{OH} V	V _{OH} V _I = V _{IH} or V _{IL}	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V
		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85				
		I _{OH} = -75 mA†	5.5 V					3.85		
			1.5 V		0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	I _{OL} = 12 mA	3 V		0.36		0.5		0.44	V
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			
		I _{OL} = 75 mA [†]	5.5 V						1.65	
lj	$V_I = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	I ^O = 0	5.5 V		4		80		40	μA
Ci					10		10		10	pF

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



CD54AC112, CD74AC112 **DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 1.5 V (unless otherwise noted)

				C to ℃	-40°C to 85°C		UNIT
					MIN	MAX	
fclock	Clock frequency			8		9	MHz
	Pulso duration	CLK high or low	63		55		200
tw	Pulse duration	CLR or PRE low	56		49		ns
t _{su}	Setup time, before $CLK{\downarrow}$	J or K	50		44		ns
th	Hold time, after CLK \downarrow	J or K	0		0		ns
t _{rec}	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	31		27		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

					–40°(85°		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			71		81	MHz
	Pulse duration	CLK high or low	7		6		
tw		CLR or PRE low	6.3		5.5		ns
t _{su}	Setup time, before $CLK{\downarrow}$	J or K	5.6		4.9		ns
t _h	Hold time, after CLK \downarrow	J or K	0		0		ns
t _{rec}	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	3.5		31		ns

timing requirements over recommended operating free-air temperature $_0$ range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

					–40° 85°		UNIT
			MIN	MAX	MIN	MAX	
^f clock	Clock frequency	_		100		114	MHz
+	Pulse duration	CLK high or low	5		4.4		20
tw	Fuise duration	CLR or PRE low	4.5		3.9		ns
t _{su}	Setup time, before $CLK{\downarrow}$	J or K	4		3.5		ns
t _h	Hold time, after CLK \downarrow	J or K	0		0		ns
t _{rec}	Recovery time, before $CLK{\downarrow}$	CLR↑ or PRE↑	2.5		2.2		ns



CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 – JANUARY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT	
	((6611 61)	MIN	MAX	MIN	MAX		
fmax			8		9		MHz	
	CLK	Q or \overline{Q}		129		117		
^t PLH	CLR or PRE			153		139	ns	
t- 1.11	CLK	Q or \overline{Q}		129		117		
^t PHL	CLR or PRE	Q OF Q		153		139	ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)		–55° 125		–40° 85°		UNIT
	(111 01)	(6611 61)	MIN	MAX	MIN	MAX	
f _{max}			71		81		MHz
t	CLK	3.6	14.4	3.7	13.1	20	
^t PLH	CLR or PRE	Q or \overline{Q}	4.3	17.1	4.4	15.5	ns
	CLK	0 == 0	3.6	14.4	3.7	13.1	
^t PHL	CLR or PRE	Q or Q	4.3	17.1	4.4	15.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (О U ТРUТ)	–55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			100		114		MHz
CLK	CLK	Q or \overline{Q}	2.6	10.3	2.7	9.4	ns
^t PLH	CLR or PRE		3.1	12.2	3.2	11.1	
	CLK Oar D	2.6	10.3	2.7	9.4	20	
^t PHL	CLR or PRE	Q or Q	3.1	12.2	3.2	11.1	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER		TYP	UNIT
C _{pd}	Power dissipation capacitance	56	pF




CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003



PARAMETER MEASUREMENT INFORMATION

- F. tpLH and tpHL are the same as tpd.
- G. tp71 and tp7H are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated