	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Table I, change I _{CCT} . Change table I footnotes. Change figure 3.	88-11-17	Mike A. Frye
В	Add group C to 4.2.a(1) and 4.3.a(1). Editorial changes throughout.	90-07-13	Don Cool
С	Inactivate device O2. Table I, correct $I_{\rm CCQ}$, $I_{\rm CCT}$. Add devices O3 and O4. Editorial changes throughout.	92-06-22	Tim Not

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED

REV																				
SHEET																				
REV	С	С	С	С																
SHEET	15	16	17	18																
REV STAT	rus			RE	v		С	С	С	С	C	С	С	С	С	С	С	С	С	С
OF SHEET	'S			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED E	BY GI	≏eg A.	Pitz		DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444										
	IATI	RY	•	CHEC	KED BY	/ Dav	id H.	Johnso	n		DATION, OHIO 43444									
DR. THIS DRAWII FOR USE BY		VAILAE		APPR	OVED E	BY M	ichael	A. Fr	ye	MICROCIRCUIT, DIGITAL CMOS, HIGH PERFORMANCE PARITY BUS TRANSCEIVER MONOLITHIC SILICON						RS,				
AND AGE	NCIES C	F THE		DRAW		PROVAL 04-20	_ DATE	- · · · ·												
AMSC N/A	AMSC N/A REVISION LEVEL				SIZ A	E		E CO			59	962-	8857	73						
							С			SHE	ET		1		OF		18		1	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device types</u>. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	290853	High performance CMOS parity bus transceiver
02 <u>1</u> /	2908 55	High performance CMOS parity bus transceiver
03	29C 8 53A	High performance CMOS parity bus transceiver with latch option
04	29C833A	High performance CMOS parity bus transceiver

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
K	F-6 (24-lead, .640" x .420" .090"), flat package
L	D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package
3	C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage range	-65°C to +150°Č
Cases K, L, and 3	See MIL-M-38510, appendix C
Junction temperature (T _J)	150°C
DC output voltage range	-0.5 V dc to V _{CC} $+0.5$ V dc
Into output	+50 mA
Out of output	-50 mA
DC input diode current:	
Into input	+20 mA
Out of input	-20 mA
DC output current per pin:	
^I sink [:]	
(Devices 01 and 02)	+48 mA (2 x I _{OL})
(Devices 03 and 04)	+100 mA (2 x I _{OL})
I _{source} :	
(Devices 01 and 02)	-30 mA (2 x I _{OH})
(Devices 03 and 04)	-100 mA (2 x I _{OH})
Total dc ground current <u>3</u> /	(n x I _{OL} + m x I _{CCT}) mA
Total dc V_{CC} current $3/$ – – – – – – – – – – – – – – – – – – –	(n x I _{OH} + m x I _{CCT}) mA

Not available from an approved source of supply.

 $\frac{2}{1}$ Must withstand the added P_D due to short circuit test (e.g., I_{OS}). Must withstand the added P_D due to short circuit test (e.g., I_{OS}).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 2

1.4	Recommended	operating	conditions.
-----	-------------	-----------	-------------

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - REQUIREMENTS
- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 2.
 - 3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 3

Test	 Symbol 		Group A subgroups	Device type	 L Min	imits Max	_ Unit	
		Unless other	vise specified	İ	<u> </u>	<u> </u>		
High level output voltage	V _{ОН}	V _{CC} = 4.5 V, I _{OH} = -15.0 mA V _{IN} = V _{IH} or V _{IL}		1, 2, 3	ALL	2.4		V
Low level output voltage	V _{OL}	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24.0 mA	1, 2, 3	01, 02		0.5	V
		! 	I _{OL} = 32 mA		03, 04	 		
Input clamp voltage	, v _{IC}	v _{cc} = 4.5 v, I _{IN}	= -18 mA	1, 2, 3	ALL		-1.2	V
Input low current	I _{IL1}	 V _{CC} = 5.5 V Inputs only	V _{IN} = 0.4 V	1, 2, 3	01, 02		-5.0	 μ Α
	I _{IL2}	<u>1</u> /	v _{IN} = 0 v		01, 02	 	-10.0	<u> </u> μ Α
					03, 04	! 	-5.0	
Input high current	I _{IH1}	V _{CC} = 5.5 V Inputs only	v _{IN} = 2.7 v	1, 2, 3	01, 02	 	5.0	 μΑ
	I IH2	<u>1</u> /	V _{IN} = 5.5 V		01, 02		10.0	<u> </u> μΑ
					03, 04		5.0	<u> </u>
Off-state current	I _{OZH} 1	 V _{CC} = 5.5 V I/O port	 V _{OUT} = 5.5 V	1, 2, 3	01, 02		20.0	 μ Α
		<u>2</u> /			03, 04		10.00	<u> </u>
	I _{OZH2}		V _{OUT} = 2.7 V	 	01, 02		15.0	μA
Off-state current	I _{OZL1}	V _{CC} = 5.5 V I/O port	V _{OUT} = 0.4 V	1, 2, 3	01, 02		-15	 μ
	I _{OZL2}	<u>2</u> /	 V _{OUT} = 0 V	 	01, 02			∐ ⊥ μa
					03, 04		 	
Output short circuit current	Ios	v _{cc} = 5.5 v, v _{out}	= 0 v <u>3</u> /	1, 2, 3	ALL	-60		mA
Static supply current	Iccq	v _{cc} = 5.5 v	 V _{IN} = 5.5 or 0 V	1, 2, 3	01, 02		160	μΑ
carrent				<u> </u>	03, 04		1.5	l mA
	тсст		V _{IN} = 3.4 V <u>1</u> /	 	ALL		3.0	mA/bi
	 		V _{IN} = 3.4 V <u>2</u> /				1.5	 mA/bi
ee footnotes at end of t	able.							
MILITA	NDARDIZED ARY DRAWI	NG	SIZE				5962-8	8573
DEFENSE ELECTR DAYTON,	ONICS SUE OHIO 45			REVISI	ON LEVE	L	SHEET	4

Test	Symbol	Condition -55°C ≤ T _C 1 4.5 V ≤ V _{CC} Unless otherwi	ons ≤ +125°C ≤ 5.5 V se specified	Group A subgroups	Device type	Min	imits Max	_ Un
Functional testing		 See 4.3.1c		7, 8	All			
Input capacitance	cIN	See 4.3.1.d		4	ALL		16	pF
Output capacitance	C _{OUT}			4			20	pF
I/O capacitance	c _{1/0}			4			20	pF
Propagation delay Ri to Ti, Ti to Ri	t _{PLH}	See figure 4 R C _L = 50 pF R	$t_1 = 500\Omega$ $t_2 = 500\Omega$	9,10,11	01, 02		18	ns
Propagation delay Ri to Ti, Ti to Ri	t _{PHL}			9,10,11	01, 02		18	ns
Propagation delay Ri to parity	t _{PLH}	•		9,10,11	03, 04		12	ns
Propagation delay Ri to parity	t _{PHL}			9,10,11	03, 04		14.5 23	ns
Pr <u>op</u> agat <u>ion</u> delay EN to ERR <u>4</u> /	t _{PHL}			9,10,11	03, 04		14.5	ns
Pr <u>opag</u> ati <u>on</u> delay CLR to ERR	t _{PLH}			9,10,11	03, 04		14	ns
ropagation dela <u>y</u> Ti, parity to ERR	t _{PLH}	2	,	9,10,11	03, 04		21 33	ns
(pass mode only) ropagation delay Ti, parity to ERR (pass mode only)	t _{PHL}			9,10,11	03 01, 02		21 28	ns
r <u>opa</u> gation delay OER to parity	t _{PLH}			9,10,11	03 01, 02	:	21	ns
r <u>opag</u> ation delay OER to parity	t _{PHL}			9,10,11	03, 04		15 25	ns
e footnotes at end of tab				1	03, 04		15	
STAND	ARDIZED		SIZE				5962-8	9572

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Condit		Group A	Device	<u> </u>	imits	i Unit
		4.5 V ≤ V Unless other	_C ≤ +125°C cc ≤ 5.5 V wise specified	subgroups	type	Min	Max	
Ou <u>tpu</u> t <u>ena</u> ble time OER, OET to Ri, Ti, and parity	t _{PZH}	See figure 4	$R_1 = 500\Omega$ $R_2 = 500\Omega$	9,10,11	01, 02	<u> </u> 	18	_ ns
Output enable time OER, OET to	† _{PZL}			9,10,11	03, 04		12	ns
Ri, Ti, and parity	1 1	•			03, 04	 	12	-
Output <u>dis</u> able time OER, OET to Ri, Ti, and parity	t _{PHZ}			9,10,11	01, 02		18	ns
Ou <u>tpu</u> t <u>dis</u> able time OER, OET to	t _{PLZ}	•		9,10,11	01, 02		18	ns
Ri, Ti, and parity Set-up time <u>Ti</u> , parity to EN <u>4</u> /	ts			9,10,11	03, 04	İ	12	ns
Hold time Ti <u>.</u> parity to EN <u>4</u> /	t _H			9,10,11	03, 04	10	-	ns
EN pulse width (high) 4/	t _{PWH}			9,10,11	03 All	9		ns
EN pulse width (low) 4/	t _{PWL}			9,10,11	All	9		ns
Clear pulse width (low)	t _{PWL}			9,10,11	ALL	9		ns
CLR (CLR) to CLK setup	tREC			9,10,11	04	4		ns


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6


^{1/} Applies to OER, OET, EN, CLR.
2/ Applies to Ri, Ti, parity.
3/ Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
4/ For device type 04, replace EN with CLK.

Device types 01, 02, 03, and 04

Case outlines K and L

Case outline 3





NOTE: For -04, replace EN with CLK.

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

Device types 01 and 03

	<u> </u>		uts	Outp	<u> </u>			Inputs					
Function		 	OER	OET									
node: Transmits da	 Transmit mode	NA.	L	 H	N/A	l NA	NA I	ODD	H	 x	 x	 H	L
***	from R port to	NA	ÍН	Н	N/A	NA.	NA	EVEN	Н	X	X	Н	Ĺ
parity. Receive		NA .	į L	L	N/A	NA NA	NA	ODD	L	X	Х	н	L
	path is disabl	NA	н 	L	N/A	NA NA	NA	EVEN	L	X	X	Н	L
ode: Transmits	Receive mode:	Н	NA	NA.	 H	ODD		 NA	NA	L	L	L	н
T port to R port	•	l L	NA NA	NA	н	EVEN	н	NA NA	NA	L	,	L	н
y test resulting i		H	NA.	NA	L	ODD	L	NA	NA	Ĺ		L	Н
. Transmit path i	error flag. 1 disabled.	L 	NA 	NA	L 	EVEN	L	NA	NA 	L 	L 	L 	н
ode: Transmits	 Receive mode:	 H	 NA	NA NA	 H	ODD	н	 NA	 NA	 L	 H	L	н
T port to R port	•	į L	İ NA	NA	j H	EVEN	ін і	NA	NA :	Ĺ	ÌН	L	Н
ity test resulting	passes parity	įн	NA	NA	L	ODD	L	NA	NA .	Ĺ	H	L	Н
lag. Transmit pat	in error flag. is disabled.	L 	NA	NA	L	EVEN 	L 	NA 	NA 	L 	H 	L 	Н
state of error fla	 Store the stat latch.	*	NA	NA	x	X	X	 NA 	NA	 H 	 H 	L	н
or flag latch.	 Clear error fl	Н	 NA	NA	X	х	X	 x	х	Н	L	X	х
mitting and	 Both transmitt	*	Z	z	Z	X	X	i x	X	l H	Н	H	н
paths are disabled		H	Z	Z	Z	l x	X	l x	X	lH	,	H	H
paths are disabled Nic defaults to		H	Z	Z	Z	i x	x	ODD	Ĺ	L	X	н н	н
	to transmit mo	;;	Z	Z	Z	x	l x	EVEN	H	Ĺ	•	н	н
	1.5 0.5.15.110.110.110	ļ <u> </u>	ļ. <u> </u>							<u> </u>	<u> </u>		
or checking.	 Forced-error c	 NA	 H	Н	NA	l NA		ODD	 H	1 X	X	L	L
o. oncoking.		NA.	l ï	Н	NA	NA.	NA	EVEN	н	X		Ĺ	Ĺ
	İ	NA	Н	L	NA	NA	NA	ODD	L	Х	,	L	L
	i	NA	L	L	I NA	NA	I NA I	EVEN	L	x	ĺх	ÍL	L

FIGURE 2. <u>Truth tables</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL	SHEET

Error flag output

Device types 01, 02, and 03

Inp	uts	 Internal to device	Outputs pre-state	 Output 	Function
EN	CLR	 Point "P" 	ERR _{n-1}	ERR	
 L L	 L L	L H	X	L H	 Pass
 L L	 H H	L X H	X L H	L L H	Sample (1's capture)
 H 	L	x	X	H	Clear
 H H	H	X X	L (L	Store

Device type 04

Inp	puts Internat to device		Outputs Output		Function
CLR	 CLK 	 Point "P" 	ERR _{n-1}	ERR	
 H 	 ↑ 	 н	 н	 н	
 н 	 ↑ 	X	L	L	Sample (1's capture)
 H 	 ↑	L	X	L	
 L	X	X	Х	Н	Clear

NOTE: OET is HIGH and OER is LOW.

FIGURE 2. <u>Truth tables</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 9

Device type 02

				Input	s			Outputs					
ŌĒT	OER	 CLR	EN	R	Sum of H's of R;	T _i	Sum of H's	Ri	 T _i	Parity	 	Function	
L L	 H H	X	X	 H	ODD	NA NA	 NA NA	NA NA	 H H	L H	*	 Transmit mode: Transmits data from R port to T port,	
L L	H H	X	X	L	ODD EVEN	NA NA	NA NA	NA NA	" L	L H	*	generating parity. Receive	
Н	L	 L	 L L	NA NA	NA NA	H	ODD EVEN	Н	NA NA	NA NA	Н	 Receive mode: Transmits	
H	L L 	L L L	L L	NA NA NA	NA NA NA 	H L L	ODD EVEN	H L L	NA NA NA	NA NA NA	L H L	data from T port to R port with parity test resulting in error flag. Transmit path is disabled.	
н	 L L	 H H	 L L	NA NA	NA NA	 H H	ODD EVEN	H	 NA NA	NA NA	*	 Receive mode: Transmits data from T port to R port	
H	L	 H 	L L	NA NA	NA NA	L L	ODD EVEN	<u> </u> L	NA NA	NA NA	* L	passes parity test resulting in error flag. Transmit path is disabled.	
н	 L 	н	 H	NA	 NA 	x	X	 X 	NA	NA	*	 Store the state of error flag latch.	
X	X	L	Н	X	х	x	х	X	NA	NA	 H	Clear error flag latch.	
H H	 H	H	H	X X	X X	 X X	X X	 Z Z	Z Z	Z Z	 * H	 Both transmitting and receiving paths are disabled.	
L L L	L	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	 H L H	* * *	Forced-error checking.	

H = High

L = Low

X = Don't care or irrelevant

Z = High impedance NA = Not applicable

* = Store the state of the last receive cycle ODD = Odd number

EVEN = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

FIGURE 2. <u>Truth tables</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 10

Device type 04

				Input	s					Outputs		
ŌĒŦ	OER	CLR	 clk	 R _i	Sum of H's of R _i	 	 Sum of H's (T _i + Parity)	Ri	 T _i	Parity	ERR	Function
L	 H	 x	x	 H	ODD	 NA	 NA	NA NA	 H	L	NA NA	Transmit mode: Transmits data
L	Н	X	X	H	EVEN	NA	NA NA) NA	i H	Н	NA	from R port to T port,
L	H	X	X	ļ L	ODD	NA	NA NA	NA	L	L	NA.	generating parity. Receive
L	H	X	X	L	EVEN	NA L	NA L	NA L	L	H	NA	path is disabled.
Н	L	 H	1	NA	l NA	 H	l ODD	H	NA NA	 NA	 H	Receive mode: Transmits
Н	L	Н	i 🕇	NA	NA	Н	EVEN	Н	NA.	NA NA	l ï	data from T port to R port
Н	L	н	1	NA	NA	L	ODD	į L	NA.	NA NA	ĺн	with parity test resulting in
н	L 	H -	↑ 	NA	NA 	L 	EVEN	L	NA	NA I	L	error flag. Transmit path is disabled.
х	 X 	 L	 X 	 x 	 X 	x	X	 X	х	x	 H 	 Clear error flag register.
н	Н	 н	 X	 X	 x	X	X	 z	Z	Z	*	 Both transmitting and receiving
Н	H	L	X	X	X	X	X	Z	Ž	Ż	jн	paths are disabled. Parity
Н	Н	Н	1	L	ODD	X	X	Ż	į z	Ż	Н	logic defaults to transmit mode.
Н	н 	H	1	Н	EVEN	X	X	Z	Z	Z	Ĺ	
L	L	х	 X	Н	ODD	NA .	NA	 NA	 H	Н	l NA	Forced-error checking.
L	Ĺ	X	Х	н	EVEN	NA	NA NA	NA NA	Н	ΪÜ	NA	
L	L	X	Х	L	ODD	NA	NA	NA	İË	İн	NA.	
L	L	X	X	L.	EVEN	NA	NA	NA	i Ē	l ï	NA	

H ≃ High

L = Low 1 = Low-to-high transition

X = Don't care or irrelevant

Z = High impedance

NA = Not applicable

* = Store the state of the


last receive cycle


ODD = Odd number


EVEN = Even number i = 0, 1, 2, 3, 4, 5, 6, 7


FIGURE 2. <u>Truth tables</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88573
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 11









 Parameter	S position
 t _{PLH}	 Open
 t _{PHL}	Open
t _{PLH} (Open drain output)	 Closed
t _{PHL} (Open drain output)	 Closed
 t _{PHZ}	 Open
 t _{PZH}	 Open
It _{PLZ}	Closed
 t _{PZL}	 Closed

Load circuit for three-state outputs

NOTE: Switch is closed for tests on open drain outputs.

Switch positions for parameter testing





FIGURE 4. Switching circuits and waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 15



- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verification of the truth table.
 - d. Subgroup 4 ($c_{\rm IN}$, $c_{\rm QUT}$, and $c_{\rm I/O}$ measurements) shall be measured only for initial characterization and after any process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88573
		REVISION LEVEL	SHEET 17

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	 1*, 2, 3, 7*,
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
 Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroups 1 and 7.

- PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

	 		
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88573
		REVISION LEVEL C	SHEET 18