PROGRAMMABLE SYNCHRONOUS DC/DC CONTROLLER FOR ADVANCED PROCESSORS

SC1157

Preliminary - August 7, 2000

TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com

DESCRIPTION

The SC1157 is a low-cost, full featured, synchronous voltage-mode controller designed for use in single ended power supply applications where efficiency is of primary concern. Synchronous operation allows for the elimination of heat sinks in many applications. The SC1157 is ideal for implementing DC/DC converters needed to power advanced microprocessors such as Pentium[®] II (Klamath), in both single and multiple processor configurations. Internal level-shift, high-side drive circuitry, and preset shoot-thru control, allows for use of inexpensive n-channel power switches.

SC1157 features include an integrated 4-bit V_{ID} DAC, temperature compensated voltage reference, triangle wave oscillator, current limit comparator, frequency shift over-current protection, and an internally compensated error amplifier.

The SC1157 operates at a fixed 140KHz, providing an optimum compromise between efficiency, external component size, and cost.

FEATURES

- Low cost / full featured
- Synchronous operation
- 4 Bit V_{ID} DAC programmable output (1% tolerance)
- Designed to meet Intel VRM8.2 (Pentium® II)
- 1.5% Reference

APPLICATIONS

- Pentium® II Core Supply
- Multiple Microprocessor Supplies
- Voltage Regulator Modules (VRM)
- **Programmable Power Supplies**
- High Efficiency DC/DC Conversion


ORDERING INFORMATION

DEVICE ⁽¹⁾	PACKAGE ⁽²⁾	TEMP. RANGE (T _J)
SC1157CS.TR	SO-16NB	0 - 125°C


Note:

- (1) Only available in tape and reel packaging. A reel contains 2500 devices.
- (2) "NB" indicates 150 MIL body.

PIN CONFIGURATION



BLOCK DIAGRAM



PROGRAMMABLE SYNCHRONOUS DC/DC CONTROLLER FOR ADVANCED PROCESSORS

Preliminary - August 7, 2000

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Maximum	Units	
V _{cc} to GND	V _{IN}	-0.3 to 7	V	
PGND to GND		± 1	V	
BST to GND		-0.3 to 15	V	
Thermal Resistance Junction to Case	$\theta_{\sf JC}$	30	°C/W	
Thermal Resistance Junction to Ambient	$ heta_{\sf JA}$	130	°C/W	
Operating Temperature Range	T _A	0 to 70	°C	
Storage Temperature Range	T _{STG}	-65 to +150	°C	
Lead Temperature (Soldering) 10 sec	T_{LEAD}	300	°C	
ESD Rating (Human Body Model)	ESD	1.5	kV	

ELECTRICAL CHARACTERISTICS

Unless specified: V_{CC} = 4.75V to 5.25V; GND = PGND = 0V; FB = V_{O} ; 0mV < (CS(+) - CS(-)) < 60mV; T_{J} = 25°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage		See Table 1.			
Supply Voltage	V _{cc}	4.5		7	V
Supply Current	V _{CC} = 5.0		8	15	mA
Load Regulation	$I_{\rm O} = 0.3 A \text{ to } 15 A^{(1)}$		1		%
Line Regulation	All VID codes ⁽¹⁾		<u>+</u> 0.15		%
Gain (A _{OL})	V _{OSENSE} to V _O		35		dB
Current Limit Voltage		60	70	80	mV
Oscillator Frequency		125	140	155	kHz
Buffered Reference Voltage	I _{REF} ≤ 1mA		1.25		V
Oscillator Max Duty Cycle		90	95		%
DH Sink/Source Current	$BST_H - DH = 4.5V$, $DH - PGND_H = 3V$	1			А
DL Sink/Source Current	$BST_L - DL = 4.5V$, $DL - PGND_L = 3V$	1			А
Dead Time		50	100		ns
VID Pin Source current	VIDx ≤ 2.4V	30	100		uA

NOTE:

- (1) Specification refers to application circuit (Figure 1.).
- (2) This device is ESD sensitive. Use of standard ESD handling precautions is required.

PROGRAMMABLE SYNCHRONOUS DC/DC CONTROLLER FOR ADVANCED PROCESSORS

Preliminary - August 7, 2000


PIN DESCRIPTION

Pin#	Pin Name	Pin Function
1	GND	Small Signal Analog and Digital Ground
2	REF	Buffered Reference output
3	V _{cc}	Chip Supply Voltage
4	CS(-)	Current Sense Input (negative)
5	CS(+)	Current Sense Input (positive)
6	PGND	Power Ground for High and Low Side Drivers
7	DH	High Side Driver Output
8	DL	Low Side Driver Output
9	BSTL	Vcc for Low Side Driver (Boost)
10	BSTH	Vcc for High Side Driver (Boost)
11	SHUTDOWN	Logic Low shuts down the converter; High or open for normal operation.
12	VOSENSE	Top end of internal feedback chain
13	VID3 ⁽¹⁾	Programming Input (MSB)
14	VID2 ⁽¹⁾	Programming Input
15	VID1 ⁽¹⁾	Programming Input
16	VID0 ⁽¹⁾	Programming Input (LSB)

NOTE:

(1) All logic level inputs and outputs are open collector TTL compatible.

PIN CONFIGURATION



PROGRAMMABLE SYNCHRONOUS DC/DC CONTROLLER FOR ADVANCED PROCESSORS

Preliminary - August 7, 2000

OUTPUT VOLTAGE TABLE

Unless specified: V_{CC} = 4.75V to 5.25V; GND = PGND = 0V; FB = V_{O} ; 0mV < (CS(+) - CS(-)) < 60mV; T_{J} = 0°C to 85°C

PARAMETER	CONDITIONS	VID	MIN	TYP	MAX	UNITS
		3210				
Output Voltage ⁽¹⁾	I _O = 2A in Application Circuit	1111	1.287	1.300	1.313	V
	(Figure 1)	1110	1.337	1.350	1.364	
		1101	1.386	1.400	1.414	
		1100	1.436	1.450	1.465	
		1011	1.485	1.500	1.515	
		1010	1.535	1.550	1.566	
		1001	1.584	1.600	1.616	
		1000	1.634	1.650	1.667	
		0111	1.683	1.700	1.717	
		0110	1.733	1.750	1.768	
		0101	1.782	1.800	1.818	
		0100	1.832	1.850	1.869	
		0011	1.881	1.900	1.919	
		0010	1.931	1.950	1.970	
		0001	1.980	2.000	2.020	
		0000	2.030	2.050	2.070	

NOTE

(1) All VID codes not specifically listed are invalid and cause shutdown exactly as if the shutdown pin had been asserted.

THEORY OF OPERATION


The voltage at the VOSENSE pin is applied, through the internal precision resistor feedback chain, to the inverting input of the error amplifier. The non-inverting input of the error amplifier is supplied with a DC voltage derived by the DAC from the internal trimmed bandgap voltage reference. The output of the error amplifier is compared to the triangular output of the internal oscillator to generate a fixed frequency, variable duty cycle pulse train. The internal oscillator uses an on-chip capacitor and precision trimmed current sources to set the frequency to 100 kHz. The generated pulse train is gated with the output of the current limit latch and the inhibit signal to produce a drive signal for the upper FET. It is also inverted to produce a drive signal for the lower FET. These FET drive signals are modified by the "shoot-through control" circuitry so that the top FET turn-on is delayed until the bottom FET has turned off, and visa-versa.

The current limit latch is set (ending the upper FET drive pulse early) if the current limit comparator indicates an overcurrent condition. The latch is reset at the start of each oscillator period.




Preliminary - August 7, 2000

OUTLINE DRAWING SO-16



LAND PATTERN SO-16



ECN00-1243