

LC662104A, 662106A, 662108A

CMOS IC

Four-Bit Single-Chip Microcontrollers with 4, 6, and 8 KB of On-Chip ROM

Overview

The LC662104A, LC662106A, and LC662108A are 4-bit CMOS microcontrollers that integrate on a single chip all the functions required in a special-purpose telephone controller, including ROM, RAM, I/O ports, a serial interface, a DTMF generator, timers, and interrupt functions. These microcontrollers are available in a 30-pin package.

Features and Functions

- On-chip ROM capacities of 4, 6, and 8 kilobytes, and an on-chip RAM capacity of 384 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions). (The special-purpose instructions for TM1 and SI/01 are disabled.)
- I/O ports: 24 pins
- DTMF generator
- This microcontroller incorporates a circuit that can generate two sine wave outputs, DTMF output.
- 8-bit serial interface: one circuit

- Instruction cycle time: 0.95 to 10 μs (at 3.0 to 5.5 V)
- Powerful timer functions and prescalers
 - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
 - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 6 interrupt factors and 6 interrupt vector locations.
 - External interrupts: 3 factors/3 vector locations
 - Internal interrupts: 3 factors/3 vector locations
- Flexible I/O functions Selectable options include 20-mA drive outputs, pull-up and open drain circuits.
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP30SD, MFP30S
- Evaluation ICs: LC665099 (evaluation chip) + EVA86K
 ECB662500

LC66E2108(on-chip EPROM microcontroller)

Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Package Dimensions


unit: mm

3196-DIP30SD




unit: mm

3216-MFP30S




Type No.	No. of pins	ROM capacity	RAM capacity	Pa	ckage	Features		
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E			
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Normal versions 4.0 to 6.0 V/0.92 μs		
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A	4.0 10 0.0 V/0.92 µs		
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E			
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W		QFP44M	Low-voltage versions		
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	- 2.2 to 5.5 V/3.92 μs		
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Low-voltage high-speed versions		
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	3.0 to 5.5 V/0.92 μs		
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 μs		
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD	MFP30S			
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs		
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S	QFP64E			
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S	QFP48E	Dual oscillator support 3.0 to 5.5 V/0.95 µs		
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window			
LC66P308	42	OTPROM 8 KB	512 W	DIP42S	QFP48E			
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation versions		
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	4.5 to 5.5 V/0.92 μs		
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window			
LC66P516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E			
LC66E2108	30	EPROM 8 KB	384 W					
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window			
LC66E2516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	Window evaluation versions 4.5 to 5.5 V/0.95 μs		
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window			
LC66P2108	30	OTPROM 8 KB	384 W	DIP30SD	MFP30S			
LC66P2316	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	ОТР		
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	4.0 to 5.5 V/0.95 μs		
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E	1		



We recommend the use of reflow-soldering techniques to solder-mount MFP packages. Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

System Block Diagram



Differences between the LC663XX Series and the LC6621XX Series

Item	LC6630X Series (Including the LC66599 evaluation chip)	LC6635XB Series	LC6621XX Series
System differences • Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles About 64 ms at 4 MHz (Tcyc = 1 μs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)
Value of timer 0 after a reset (Including the value after hold mode is cleared)	Set to FF0.	Set to FFC.	Set to FFC.
• DTMF generator	None (Tools are handled with external devices.)	None	Yes
Inverter array	None (Tools are handled with external devices.)	None	None
• SIO1	Yes	Yes	None
 Three-value inputs/comparator inputs 	Yes	Yes	None
Three-state output from P31 and P32	None	None	Yes
Using P0 to clear halt mode	In 4-bit groups	In 4-bit groups	Can be specified for each bit.
External extended interrupts	None for INT3, INT4, and INT5. (Tools are handled with external devices.)	None for INT3, INT4, and INT5.	INT3, INT4, and INT5 can be used with the internal functions.
Other P53 functions	Shared with INT2 (Tools are handled with external devices.)	Shared with INT2	Shared with INT2
Differences in main characteristics Operating power-supply voltage and operating speed (cycle time) 	 LC66304A/306A/308A 4.0 to 6.0 V/0.92 to 10 μs LC66E308/P308 4.5 to 5.5 V/0.92 to 10 μs 	• 3.0 to 5.5 V/0.92 to 10 µs • LC6635XA 2.2 to 5.5 V/3.92 to 10 µs 3.0 to 5.5 V/1.96 to 10 µs	3.0 to 5.5 V/0.95 to 10 µs
Pull-up resistors	P0, P1, P4, and P5: about 3 to 10 k Ω	P0, P1, P4, and P5: about 3 to 10 k Ω	P0, P1, P4, and P5: about 100 k Ω
Port voltage handling	 P2 to P6 and PC: 15V handling P0, P1, PD, PE: Normal voltage handling 	 P2 to P6 and PC: 15V handling P0, P1, PD, PE: Normal voltage handling 	P2 to P4, P51, and P53: 15V voltage handling Others: normal voltage handling

Pin Function Overview

Pin	I/O	Overview	Output driver type	Options	State after a reset
P00 P01 P02 P03	I/O	 I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be specified in bit units.) 	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)
P10 P11 P12 P13	I/O	I/O ports P10 to P13 Input or output in 4-bit or 1-bit units	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)
P20/SI0 P21/ <u>S00</u> P22/SCK0 P23/INT0	I/O	 I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input. 	 Pch: CMOS type Nch: Intermediate sink current type Nch: +15V handling when OD option selected 	CMOS or Nch OD output	н
P30/INT1 P31/POUT0 P32	I/O	 I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave output from timer 0. P31 and P32 also support 3-state outputs. 	 Pch: CMOS type Nch: Intermediate sink current type Nch: +15V handling when OD option selected 	CMOS or Nch OD output	н
P33/HOLD	I	 Hold mode control input Hold mode is set up by the HOLD instruction when HOLD is low. In hold mode, the CPU is restarted by setting HOLD to the high level. This pin can be used as input port P33 along with P30 to P32. When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied. 			
P40 P41 P42 P43	I/O	 I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53. Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53. 	 Pch: Pull-up MOS type Nch: Intermediate sink current type Nch: +15V handkling when OD option selected 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)

Continued on next page.

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset
P50 P51/DP P52/DT P53/INT2	I/O	 I/O ports P50 to P53 Input or output in 4-bit or 1-bit units P51 is also used for dial pulse output P52 is also used for DTMF output P53 is also used as the INT2 interrupt request. 	 Pch: Pull-up MOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected (P51 and P53 only) 	 Pull-up MOS or Nch OD output Output level on reset Output level after a reset (An external pull-up resistor must be supplied when used for DT output.) 	High or low (option)
OSC1 OSC2	і 0	System clock oscillator connections When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		Ceramic oscillator or external clock selection	Option selection
RES	I	System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.			
TEST	I	CPU test pin This pin must be connected to V _{SS} during normal operation.			
V _{DD} V _{SS}		Power supply pins			

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V_{DD}. CMOS output: Complementary output. OD output: Open-drain output.

User Options

1. Port 0, 1, 4, and 5 output level options a reset

The output levels at reset for I/O ports 0, 1, 4, and 5 in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
Output high at reset	The four bits of ports 0, 1, 4, or 5 are set in a group
Output low at reset	The four bits of ports 0, 1, 4, or 5 are set in a group

2. Oscillator circuit options

• Main clock

Option	Circuit	Conditions and notes
External clock		The input has Schmitt characteristics
Ceramic oscillator	Ceramic oscillator	

Note: There is no RC oscillator option.

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

- 4. Port output type options
 - The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, and P5 can be selected individually from the following two options.

Option	Circuit	Conditions and notes
Open-drain output	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
Output with built-in pull-up resistor	Output data	The port P2, P3, and P5 inputs have Schmitt characteristics. The CMOS outputs (ports P2 and P3) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

ROM area	Bit		Option specified	Option/data relationship
	7	P5	Output level at reset	0 = high level, 1 = low level
	6	P4		
	5	Unused		This bit must be set to 0.
2000H	4	Oscillator	option	0 = (RC oscillator) external clock, 1 = ceramic oscillator
	3	Unused		This bit must be set to 0.
	2	P1	Output level at reset	0 = low level, 1 = high level
	1	P0		
	0	-	g timer option	0 = none, 1 = yes
	7	P13	-	
	6 5	P12 P11	Output type	0 = OD, 1 = PU
	4	P10	-	
2001H	3	P03		
	2	P02	-	
	1	P01	Output type	0 = OD, 1 = PU
	0	P00	-	
	7	Unused		This bit must be set to 0.
	6	P32		-
	5	P31	Output type	0 = OD, 1 = PU
	4	P30		
2002H	3	P23		
	2	P22		
	1	P21	Output type	0 = OD, 1 = PU
	0	P20		
	7	P53		
	6	P52	Output type	0 = OD, 1 = PU
	5	P51		0 - 00, 1 - 1 0
2003H	4	P50		
200011	3	P43		
	2	P42	Output type	0 = OD, 1 = PU
	1	P41		
	0	P40		
	7	-		
	6	-		
2004H	5	-		This his must be set to 0
to	4	Unused		This bit must be set to 0.
200CH	3	-		*: Location 2008H must be set to 7F.
	2	-		
	0	-		
	7			
	6	1		
	5	1		
	4	1_		This data is generated by the assmbler (21).
200DH	3	Reserved	. Must be set to predefined values.	If the assembler is not used, set this data to 00.
	2	1		
	1	1		
	0	1		
	7			
	6]		
	5			
200EH	4	Record	. Must be set to predefined values.	This data is generated by the assmbler (0x).
20060	3	IVESEIVED	. Musi de sei lo predenned values.	If the assembler is not used, set this data to 00.
	2			
	1	-		
	0			
				Continued on next page.

LC662108 Series Option Data Area and Definitions

No. 5996-8/13

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship
	7		
	6		
	5		
200FH	4	Pesenved. Must be set to prodefined volues	This data is generated by the assmbler (00).
200FH	3	Reserved. Must be set to predefined values.	If the assembler is not used, set this data to (00).
	2		
	1		
	0		

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V	
Maximum supply voltage nput voltage Dutput voltage Dutput current per pin Fotal pin current Allowable power dissipation	V _{IN} 1	P2, P3 (except for the P33/HOLD pin), P4, P51, and P53	-0.3 to +15.0	v	1
	P2, P3 (except for the P33/HOLD pin), -0.3 to +15.0	V	2		
Maximum supply voltage Input voltage Output voltage Output current per pin Total pin current Allowable power dissipation	V _{OUT} 1	P2 and P3 (except for the P33/HOLD pin)	-0.3 to +15.0	V	1
	V _{OUT} 2	All other inputs	-0.3 to V _{DD} + 0.3	V	2
Output current per pin	I _{ON} 1		20	mA	3
	-l _{OP} 1	P0, P1, P4, P5	2	mA	4
	-l _{OP} 2	P2, P3 (except for the P33/HOLD pin)	-0.3 to +15.0 V -0.3 to V _{DD} + 0.3 V n), 20 mA 2 mA 4 mA 75 mA 25 mA 25 mA	4	
	Σ I _{ON} 1	P1, P2, P3 (except for the P33/HOLD pin)	75	mA	3
Maximum supply voltage V_{DD} max V_{DD} Input voltage $V_{IN}1$ $P2, P3$ (except for the $P4, P51, and P53$ Output voltage $V_{IN}2$ All other inputsOutput voltage $V_{OUT}1$ P2 and P3 (except for $V_{OUT}2$ Output current per pin $I_{ON}1$ $P0, P1, P2, P3$ (except for $P4, P5$ Output current per pin $I_{ON}1$ $P0, P1, P2, P3$ (except for $P4, P5$ Total pin current $\Sigma I_{ON}1$ $P1, P2, P3$ (except for $\Sigma I_{ON}2$ Allowable power dissipation Pd max $Ta = -30$ to $+70^{\circ}C$: DI Operating temperature	P0, P4, P5	75	mA	3	
	Σ I _{OP} 1	P1, P2, P3 (except for the P33/HOLD pin)	25	mA	4
	Σ I _{OP} 2	P0, P4, P5	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP30S (MFP30S)	340 (200)	mW	5
Operating temperature	Topr		-30 to +70	°C	
Storage temperature	Tstg		-55 to +125	°C	

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.

3. Sink current

4. Source current

5. We recommend the use of reflow soldering techniques to solder mount MFP packages.

Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V, unless otherwise specified.

Paramotor	Symbol	Conditions		Ratings		Unit	Note
Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD}	3.0		5.5	V	
Memory retention supply voltage	$V_{DD}H$	V _{DD} : During hold mode	1.8		5.5	V	
	V _{IH} 1	P2, P3 (except for the P33/HOLD pin), P4, P51, and P53: N-channel output transistor off	0.8 V _{DD}		13.5	V	1
Memory retention supply voltage Input high-level voltage Input low-level voltage Operating frequency (instruction cycle time) [External clock input conditions]	V _{IH} 2	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	
	Instruction Dynamic and the problem of t	V					
$\begin{tabular}{ c c c c c c } \hline \end{tabular} & V_{IH2} & N-channel output transistor off & 0.8 V_{DD} \\ \hline V_{IH3} & P0, P1, P50, P52: \\ N-channel output transistor off & 0.8 V_{DD} \\ \hline V_{IL1} & \frac{P2, P3 (except for the P33/HOLD pin),}{RES, and OSC1: N-channel output transistor off & V_{SS} \\ \hline V_{IL2} & P33/HOLD: V_{DD} = 1.8 to 5.5 V & V_{SS} \\ \hline V_{IL3} & P0, P1, P4, P5, TEST: \\ N-channel output transistor off & 0.4 \\ (instruction cycle time) & (Tcyc) & 0.4 \\ \hline Frequency & f_{ext} & 0.4 \\ \hline \end{tabular}$	V _{IL} 1		V _{SS}		0.2 V _{DD}	V	2
	V _{IL} 2	P33/HOLD: V _{DD} = 1.8 to 5.5 V	V _{SS}		0.2 V _{DD}	V	
	V _{SS}		$0.2 V_{DD}$	V			
			-		-	MHz (µs)	
[External clock input conditions]							
Frequency	f _{ext}		0.4		4.20	MHz	
Operating supply voltage Memory retention supply voltage Input high-level voltage Input low-level voltage Operating frequency (instruction cycle time) [External clock input conditions] Frequency Pulse width	t _{extH} , t _{extL}	signal to OSC1 and leave OSC2 open. (External clock input must be selected as the	100			ns	
Rise and fall times	t _{extR} , t _{extF}	nal to OSC1 and leave OSC2 open. tternal clock input must be selected as the			30	ns	

Note: 1. Applies to pins with open-drain specifications. However, $V_{IH}2$ is applied to the P33/HOLD pin. When ports P2 and P3 have CMOS output specifications they cannot be used as input pins.

2. Applies to pins with open-drain specifications.

Electrical Characteristics at Ta = -30 to +70°C, V_{SS} = 0 V, V_{DD} = 3.0 to 5.5 V unless otherwise specified.

Parameter		Symbol	Condi	tions	min	Ratings		Unit	
i didiliotor		0,11001			min	typ	max		Not
Input high-level current		I _{IH} 1	P2, P3 (except for the P33/HOLD pin), P4, P51, and P53: $V_{\rm IN}$ = 13.5 V, with the output Nch transistor off				5.0	μΑ	1
		I _{IH} 2	P0, P1, P50, P52, OSC1 $V_{IN} = V_{DD}$, with the output	t Nch transistor off			1.0	μA	1
Input low-level current		I _{IL} 1	P0, P1, P2, P3, P4, and $V_{IN} = V_{SS}$, with the output		-1.0			μA	2
Output high-level voltage		V _{OH} 1	P2, P3 (except for the P33/HOLD pin)	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -0.1 \text{ mA}$	$V_{DD} - 1.0$ $V_{DD} - 0.5$			v	3
Value of the output pull-up	resistor	R _{PO}	P0, P1, P4, P5		30	100	150	kΩ	
		V _{OL} 1	P0, P1, P2, P3, P4, and (except for the P33/HOLI				0.4	V	5
Output low-level voltage		V _{OL} 2	P0, P1, P2, P3, P4, and (except for the P33/HOLI				1.5	V	
		I _{OFF} 1	P2, P3, P4, P51, and P5	3: V _{IN} = 13.5 V			5.0	μA	6
Output off leakage curren	t	I _{OFF} 2	Does not apply to P2, P3 $V_{IN} = V_{DD}$	8, P4, P51, and P53:			1.0	μA	6
[Schmitt characteristics]					I				
Hysteresis voltage		V _{HYS}				0.1 V _{DD}			
High-level threshold volta	ge	Vt _H	P2, P3, P4, P5, and RES	5	0.5 V _{DD}		0.8 V _{DD}	V	
Low-level threshold voltage	je	VtL			0.2 V _{DD}		0.5 V _{DD}	V	
[Ceramic oscillator]					I				
Oscillator frequency		f _{CF}	OSC1, OSC2: See Figur		4.0		MHz		
Oscillator stabilization tim	e	f _{CFS}	See Figure 3. 4 MHz			10.0	ms		
[Serial clock]			•						
Cyclo timo	Input	t	_		0.9			μs	
Cycle time	Output	t _{CKCY}			2.0			Тсус	
Low-level and high-level	Input	t _{CKL}	SCK0: With the timing of load of Figure 5.	0.4			μs		
pulse widths	Output	t _{СКН}]		1.0			Тсус	
Rise an fall times	Output	t_{CKR}, t_{CKF}					0.1	μs	
[Serial input]									
Data setup time		t _{ICK}	SI0: With the timing of Figure 4. Stipulated with respect to the rising edge ([↑]) of SCK0.		0.3			μs	
Data hold time		t _{СКІ}			0.3			μs	
[Serial output]									
Output delay time		t _{ско}	SO0: With the timing of Figure 4 and the test load of Figure 5. Stipulated with respect to the falling edge (\downarrow) of $\overline{SCK0}$.				0.3	μs	
[Pulse conditions]									
INT0 high and low-level		t _{IOH} , t _{IOL}	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted		2			Тсус	
High and low-level pulse of for interrupt inputs other the		t _{IIH} , t _{IIL}	INT1, INT2: Figure 6, cor the corresponding interru		2			Тсус	
RES high and low-level pulse widths		t _{RSH} , t _{RSL}	RES: Figure 6, conditions can be applied.	s under which reset	3			Тсус	
				U_4					
			V _{DD} : 4-MHz ceramic osci	liator		4.5	8.0	mA	8
Operating current drain		IDD OP	11	1.					1
Operating current drain		IDD OP	V _{DD} : 4-MHz external cloc			4.5	8.0	mA	
Operating current drain Halt mode current drain		IDD OP	V _{DD} : 4-MHz external cloc V _{DD} : 4-MHz ceramic osci V _{DD} : 4-MHz external cloc	llator		4.5 2.5 2.5	8.0 5.5 5.5	mA mA mA	-

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected.

 With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.

3. With the output Nch transistor off for CMOS output specification pins.

4. With the output Nch transistor off for pull-up output specification pins.

6. With the output Pch transistor off for open-drain output specification pins.


7. Reset state

Tone (DTMF) Output Characteristics


DC Characteristics at Ta = -30 to $+70^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
Farameter		Conditions	min	typ	max	Unit
Tone output voltage	V _{T1}	DT: Single tone, V_{DD} = 3.5 to 5.5 V*	0.9	1.3	2.0	Vp-p
Row/column tone output voltage ratio	D _{BCR1}	DT: Dual tones, V_{DD} = 3.5 to 5.5 V*	1.0	2.0	3.0	dB

Note*: See Figure 7.










Figure 2 Ceramic Oscillator Circuit




Table 1	Recomended	Ceramic	Oscillator	Constants
---------	------------	---------	------------	-----------

External capacitor type		Built-in capacitor type		
4 MHz (Murata Mfg. Co., Ltd.) CSA4.00MG	C1 = 33 pF	4 MHz (Murata Mfg. Co., Ltd.)		
	C2 = 33 pF	CST4.00MG		
4 MHz (Kyocera Corporation) KBR4.0MSB	C1 = 33 pF	4 MHz (Kyocera Corporation) KBR4.0MKC		
	C2 = 33 pF			





Figure 4 Serial I/O Timing Figure 5

Timing Load









Figure 7 Tone Output Pin Load



This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.