K6X4016T3F Family

Document Title

256Kx16 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No	History	Draft Date	<u>Remark</u>
0.0	Initial draft	July 29, 2002	Preliminary
0.1	Revised - Added Commercial product - Deleted 44-TSOP2-400R Package Type. - Added 55ns product(@ 3.0V~3.6V)	December 2, 2002	Preliminary
1.0	 Finalized Revised Changed lcc(Operating power supply current) from 4mA to 2mA Changed lcc1(Average operating current) from 4mA to 3mA Changed lcc2(Average operating current) from 40mA to 25mA Changed lsB1(Standby Current(CMOS), Commercial) from 15µA to 10µA Changed lsB1(Standby Current(CMOS), Industrial) from 20µA to 10µA Changed lsB1(Standby Current(CMOS), Automotive) from 30µA to 20µA Changed loR(Data retention current, Commercial) from 15µA to 10µA Changed loR(Data retention current, Industrial) from 20µA to 10µA Changed loR(Data retention current, Automotive) 	August 8, 2003	Final

 Changed IDR(Data retention current, Automotive) from 30µA to 20µA

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



256Kx16 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 256K x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 2V(Min)
- Three State Outputs
- Package Type: 44-TSOP2-400F

GENERAL DESCRIPTION

The K6X4016T3F families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature range and have 44-TSOP2 package type for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


PRODUCT FAMILY

				Power Di	ssipation	
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type
K6X4016T3F-B	Commercial(0~70°C)		55 ¹⁾ /70 ²⁾ /85ns	10µA		
K6X4016T3F-F	Industrial(-40~85°C)	2.7~3.6V	55 / 10 / 65115	10µA	25mA	44-TSOP2-400F
K6X4016T3F-Q	Automotive(-40~125°C)		70 ²⁾ /85ns	20μΑ		

1. This parameter is measured with 30pF test load (Vcc=3.0~3.6V).


2. The parameter is measured with 30pF test load.

PIN DESCRIPTION



Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	LB	Lower Byte (I/O1~8)
A0~A17	Address Inputs	UB	Upper Byte (I/O9~16)
I/O1~I/O16	Data Input/Output	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Products(0~70°C)		Industrial Pro	ducts(-40~85°C)	Automotive Products(-40~125°C)			
Part Name	Function	Part Name	Function	Part Name	Function		
K6X4016T3F-TB55 ¹⁾ K6X4016T3F-TB70 K6X4016T3F-TB85	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 85ns, LL	K6X4016T3F-TF55 ¹⁾ K6X4016T3F-TF70 K6X4016T3F-TF85	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 85ns, LL	K6X4016T3F-TQ70 K6X4016T3F-TQ85	44-TSOP2-F, 70ns, L 44-TSOP2-F, 85ns, L		

1. Operating voltage range is 3.0~3.6V

FUNCTIONAL DESCRIPTION

CS	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
L	Н	н	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	X ¹⁾	X ¹⁾	н	н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	н	L	L	Dout	Dout	Word Read	Active
L	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

ltem	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3(max. 3.9V)	to Vcc+0.3(max. 3.9V) V -	
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.9	V	-
Power Dissipation	Pd	1.0		-
Storage temperature	Tstg	-65 to 150	°C	-
		0 to 70		K6X4016T3F-B
Operating Temperature	TA	-40 to 85	°C	K6X4016T3F-F
		-40 to 125		K6X4016T3F-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

Note:

 Commercial Product: TA=0 to 70°C, otherwise specified. Industrial Product: TA=-40 to 85°C, otherwise specified.

Automotive Product: TA=-40 to 125°C, otherwise specified.

2. Overshoot: Vcc+2.0V in case of pulse width \leq 30ns.

3. Undershoot: -2.0V in case of pulse width \leq 30ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Condition	ons	Min	Тур	Max	Unit
Input leakage current	Iц	VIL=Vss to Vcc	VIL=Vss to Vcc			1	μΑ
Output leakage current	Ilo	CS=VIH or OE=VIH or WE=VIL VIO	=Vss to Vcc	-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH,	Read	-	-	2	mA
	ICC1	Cycle time=1µs, 100% duty, lio=0 Vin≤0.2V or Vin≥Vcc-0.2V	ycle time=1µs, 100% duty, lio=0mA CS≤0.2V, N≤0.2V or ViN≥Vcc-0.2V		-	3	mA
Average operating current	ICC2	Cycle time=Min ²⁾ , 100% duty, Iıo=0mA, CS=VıL, VIN=VIH or VIL		-	-	25	mA
Output low voltage	Vol	IoL=2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон=-1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs=VIL or VIH		-	-	0.3	mA
			K6X4016T3F-B	-	-	10	μA
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X4016T3F-F	-	-	10	μA
			K6X4016T3F-Q	-	-	20	μA



K6X4016T3F Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS

(Vcc=2.7~3.6V, Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C, Automotive product: TA=-40 to 125°C)

					Spee	d Bins			
	Parameter List		55	55ns ¹⁾)ns	85	ōns	Units
			Min	Max	Min	Max	Min	Max	
	Read cycle time	tRC	55	-	70	-	85	-	ns
	Address access time	tAA	-	55	-	70	-	85	ns
	Chip select to output	tco	-	55	-	70	-	85	ns
	Output enable to valid output	tOE	-	25	-	35	-	40	ns
	LB, UB valid to data output	tBA	-	25	-	35	-	40	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
Neau	Output enable to low-Z output	tolz	5	-	5	-	5	-	ns
	$\overline{\text{LB}}$, $\overline{\text{UB}}$ enable to low-Z output	tBLZ	5	-	5	-	5	-	ns
	Output hold from address change	tон	10	-	10	-	10	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	0	25	ns
	OE disable to high-Z output	tонz	0	20	0	25	0	25	ns
	LB, UB disable to high-Z output	tвнz	0	20	0	25	0	25	ns
	Write cycle time	twc	55	-	70	-	85	-	ns
	Chip select to end of write	tcw	45	-	60	-	70	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	70	-	ns
	Write pulse width	twp	40	-	55	-	60	-	ns
Write	Write recovery time	twr	0	-	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	0	25	ns
	Data to write time overlap	tDW	25	-	30	-	35	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	ns
	LB, UB valid to end of write	tBW	45	-	60	-	70	-	ns

1. Voltage range is 3.0V~3.6V for commercial and industrial product.


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition			Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V			-	3.6	V
Data retention current			K6X4016T3F-B		-	10	μΑ
	Idr	Vcc=3.0V, CS≥Vcc-0.2V	K6X4016T3F-F	-		10	μΑ
		K6X4016T3F-Q				20	μΑ
Data retention set-up time	tSDR	See data retention waveform		0	-	-	ms
Recovery time	trdr			5	-	-	1115




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS goes high and WE goes high. The twp is measured from the beginning of write to the end of write.
- tcw is measured from the CS going low to the end of write.
 tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr is applied in case a write ends with CS or WE going high.

DATA RETENTION WAVE FORM





K6X4016T3F Family

CMOS SRAM

PACKAGE DIMENSIONS

Unit: millimeter(inch)

