



VL-FS-MDLS16268CSP-04 REV. A
(MDLS16268CSP-LV-G-LED04G (BB))

JAN./2002

PAGE 1 OF 12

DOCUMENT NUMBER AND REVISION

VL-FS-MDLS16268CSP-04 REV. A
(MDLS16268CSP-LV-G-LED04G (BB))

DOCUMENT TITLE:

SPECIFICATION


OF

LCD MODULE TYPE

ITEM NO.: MDLS16268CSP-04

APPROVALS:

EFFECTIVE DATE

DEPARTMENT	NAME	SIGNATURE	DATE
MARKETING (TECHNICAL SUPPORT)	PHILIP CHENG		2002/1/8
MARKETING (TECHNICAL SUPPORT)	TOM LEE		2002/1/8
MARKETING (TECHNICAL SUPPORT)	CYRUS CHEUNG		2002/1/8


Page No.	1	2	3	4	5	6	7	8	9	10	11	12
Rev. No.	A	A	A	A	A	A	A	A	A	A	A	A

DISTRIBUTION LIST: MARKETING




DOCUMENT REVISION HISTORY 1:

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2002.01.08	First Release (Based on the test specification VL-TS-MDLS16268CSP-04, REV. A, 2001.03.01)	PHILIP CHENG	TOM LEE



CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	6
3.2 ENVIRONMENTAL CONDITION	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 INTERFACE SIGNALS	7
4.2 TYPICAL ELECTRICAL CHARACTERISTICS	8
4.3 TIMING SPECIFICATIONS	9
4.4 TIMING DIAGRAM OF VCC AGAINST V0	11
5. CORRESPONDENCE BETWEEN CHARACTER CODES AND CHARACTER PATTERNS (ROM CODE: 01)	12



VARITRONIX LIMITED

Specification of LCD Module Type Item No.: MDLS16268CSP-04

1. General Description

- 16 characters (5 x 8 dots) x 2 lines STN Positive Yellow Transflective LCD Character Module.
- Viewing Angle: 6 o'clock direction.
- Driving duty: 1/16 duty, 1/5 bias.
- 'SUNPLUS' SPLC780A1-01-C(Die form) LCD Controller/Driver or equivalent.
- 'SUNPLUS' SPLC100A2-C(Die form) Segment/Common LCD Driver.
- Yellow-green LED04 backlight.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	122.0(W) x 44.0(H) x 15.0 MAX.(D)	mm
Effective viewing area	99.0(W) x 23.0(H)	mm
Display format	16 characters x 2 lines	-
Character size	4.84(W) x 9.22(H) (5 x 8 dots)	mm
Character spacing	1.16(W) x 0.53(H)	mm
Character pitch	6.00(W) x 9.75(H)	mm
Dot size	0.92(W) x 1.10(H)	mm
Dot spacing	0.06(W) x 0.06(H)	mm
Dot pitch	0.98(W) x 1.16(H)	mm
Weight:	TBD	grams





Figure 1: Specification Drawing



3. Absolute Maximum Ratings

3.1 Electrical Maximum Ratings(Ta = 25 °C)

Table 2

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VCC - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD =VCC – V0	-0.3	+12.0	V
Input voltage	Vin	-0.3	VCC+0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

3.2 Environmental Condition

Table 3

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: $981 \text{ m/s}^2 = 100\text{g}$ Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions



4. Electrical Specifications

4.1 Interface signals

Table 4

Pin No.	Symbol	Description
1	VSS	Ground (0V).
2	VCC	Power supply for logic (+5.0V)
3	V0	LCD driving voltage.
4	RS	Register Select Input: "High" for Data register (for read and write) "Low" for Instruction register (for write), Busy flag, address counter (for read)
5	R/W	Read/Write signal: 'High' for Read mode. 'Low' for Write mode.
6	E	Enable. Start signal for data read /write.
7	DB0	Data input/output (LSB)
8	DB1	Data input/output
9	DB2	Data input/output
10	DB3	Data input/output
11	DB4	Data input/output
12	DB5	Data input/output
13	DB6	Data input/output
14	DB7	Data input/output (MSB)
15	LED(+)	Anode of LED Backlight.
16	LED(-)	Cathode of LED Backlight .



4.2 Typical Electrical Characteristics

At $T_a = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	$V_{CC} - V_{SS}$		4.75	5.0	5.25	V
Supply voltage (LCD)	$V_{LCD} = V_{CC} - V_0$	$V_{CC} = 5\text{V}$, Note 1.	4.75	5.0	5.25	V
Input signal voltage 1 for E,DB0-DB7,R/W,RS.	V_{IH1}	"H" level	2.2	-	V_{CC}	V
	V_{IL1}	"L" level	-0.3	-	0.6	V
Input signal voltage 2 for OSC1.	V_{IH2}	"H" level	$V_{CC} - 1$	-	V_{CC}	V
	V_{IL2}	"L" level	-0.2	-	1.0	V
Supply current (Logic & LCD)	I_{CC}	Character mode	-	1.75	2.25	mA
		Checker mode	-	1.8	2.7	mA
Supply current (LCD)	I_0	Character mode, note 1	-	0.5	0.75	μA
		Checker mode, Note 1	-	0.5	0.75	μA
Supply Voltage of yellow-green LED04 backlight	V_{LED04}	Forward current $= 315\text{mA}$. Number of LED chips $= 2 \times 21$ $= 42$.	3.9	4.1	4.3	V

Note (1) : There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



4.3 Timing Specifications

At $T_a = 0\text{ }^{\circ}\text{C}$ to $+50\text{ }^{\circ}\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$.

Refer to Fig. 2, the bus timing diagram for write mode (Writing data from MPU to SPLC780A1).

Table 6

Parameter	Symbol	Min.	Max.	Unit	Test Condition
E cycle time	t_C	400	-	ns	E
E pulse width	t_{PW}	150	-	ns	
E rise time	t_R	-	25	ns	
E fall time	t_F	-	25	ns	
Address set-up time)	t_{SP1}	30	-	ns	RS, R/W, E
Address hold time	t_{HD1}	10	-	ns	
Data set-up time	t_{SP2}	40	-	ns	DB0~DB7
Data hold time	t_{HD2}	10	-	ns	

Refer to Fig. 3, the bus timing diagram for read mode (Reading data from SPLC780A1 to MPU).

Table 7

Parameter	Symbol	Min.	Max.	Unit	Test Condition
E cycle time	t_C	400	-	ns	E
E pulse width	t_{PW}	150	-	ns	
E rise time	t_R	-	25	ns	
E fall time	t_F	-	25	ns	
Address set-up time	t_{SP1}	30	-	ns	RS, R/W, E
Address hold time	t_{HD1}	10	-	ns	
Data output delay time	t_D	-	100	ns	DB0~DB7
Data hold time	t_{HD2}	20	-	ns	





Figure 2: Bus timing diagram for write mode (Writing data from MPU to SPLC780A1).





Figure 3: Bus timing diagram for read mode (Reading data from SPLC780A1 to MPU).



4.4 Timing Diagram of VCC Against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VCC against V0.





Figure 4: Timing Diagram of VCC Against V0.



5. Correspondence between Character Codes and Character Patterns (ROM Code: 01)

b7- b3 b4 -b0	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
0000	CG RAM (1)		0	1	P	`	P		-	9	3	α	p
0001	(2)	!	1	A	Q	a	q	。	ア	チ	△	ä	q
0010	(3)	"	2	B	R	b	r	「	イ	ツ	×	β	θ
0011	(4)	#	3	C	S	c	s	」	ウ	テ	モ	ε	ω
0100	(5)	\$	4	D	T	d	t	、	エ	ト	ハ	μ	Ω
0101	(6)	%	5	E	U	e	u	・	オ	ナ	ユ	ε	Ü
0110	(7)	&	6	F	V	f	v	ヲ	カ	ニ	ヨ	ρ	Σ
0111	CG RAM (8)	'	7	G	W	g	w	ア	キ	ヌ	ラ	g	π
1000	CG RAM (1)	(	8	H	X	h	x	イ	ク	ネ	リ	フ	×
1001	(2)	)	9	I	Y	i	y	ウ	ケ	ル		'	Y
1010	(3)	*	:	J	Z	j	z	エ	コ	ン	レ	j	千
1011	(4)	+	;	K	[	k	(	オ	サ	ヒ	ロ	*	斤
1100	(5)	,	<	L	¥	l		ハ	シ	フ	ワ	Φ	円
1101	(6)	-	=	M	]	m	)	ユ	ズ	ハ	ン	も	÷
1110	(7)	。	>	N	^	n	÷	ヨ	セ	ホ	°	ñ	
1111	CG RAM (8)	/	?	O	_	o	+	ッ	ソ	マ	°	ö	■

“Varitronix Limited reserves the right to change this specification.”

FAX:(852) 2343-9555.

- END -