



# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

### FEATURES

- Dual 12-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time:
  - 1 µs in Fast Mode,
  - 3.5 µs in Slow Mode
- Compatible With TMS320 and SPI™ Serial Ports
- Differential Nonlinearity <0.5 LSB Typ
- Monotonic Over Temperature


# **APPLICATIONS**

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

D, JG PACKAGE (TOP VIEW)								
	1	8						

-----

-	1	E
SCLK [	2	7 🛛 OUTB
<u>cs</u> [		6 🛛 REF
OUTA [	4	5 AGND



# DESCRIPTION

The TLV5638 is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320, SPI<sup>™</sup>, QSPI<sup>™</sup>, and Microwire<sup>™</sup> serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5638 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial, industrial, and automotive temperature ranges. It is also available in JG and FK packages in the military temperature range.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	PACKAGE						
T <sub>A</sub>	SOIC (D)	CERAMIC DIP (JG)	20 PAD LCCC (FK)				
0°C to 70°C	TLV5638CD	—	—				
40°C to 85°C	TLV5638ID	—	—				
40°C to 125°C	TLV5638QD TLV5638QDR	_	_				
55°C to 125°C	—	TLV5638MJG	TLV5638MFK				

#### **AVAILABLE OPTIONS**







#### **Terminal Functions**

TER	MINAL	I/O/P	DESCRIPTION
NAME	NO.	1/0/P	DESCRIPTION
AGND	5	Р	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs
DIN	1	I	Digital serial data input
OUT A	4	0	DAC A analog voltage output
OUT B	7	0	DAC B analog voltage output
REF	6	I/O	Analog reference voltage input/output
SCLK	2	I	Digital serial clock input
V <sub>DD</sub>	8	Р	Positive power supply

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
Supply voltage (V <sub>DD</sub> to AGND)		7 V
Reference input voltage range	-0.3 V to V <sub>DD</sub> + 0.3 V	
Digital input voltage range		-0.3 V to V <sub>DD</sub> + 0.3 V
Operating free-air temperature range, T <sub>A</sub>	TLV5638C	0°C to 70°C
	TLV5638I	-40°C to 85°C
	TLV5638Q	-40°C to 125°C
	TLV5638M	-55°C to 125°C
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from c	ase for 10 seconds	260°C

(1) Stresses beyond those listedunder, absolute maximum ratings" may cause permanent damage to thedevice. These are stress ratings only, and functional operation of the deviceat these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devicereliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>(1)</sup>	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	127 mW
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW

(1) This is the inverse of thetraditional Junction-to-Ambient thermal Resistance ( $R\theta_{JA}$ ). Thermal Resistances are not production testedand are for informational purposes only.



### **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
	$V_{DD} = 5 V$		4.5	5	5.5	V
Supply voltage, V <sub>DD</sub>	$V_{DD} = 3 V$		2.7	3	3.3	V
Power on reset, POR			0.55 <sup>(1)</sup>		2 <sup>(1)</sup>	V
High-level digital input voltage, V <sub>IH</sub>	$V_{DD} = 2.7 V$		2			V
High-level digital liput voltage, v <sub>IH</sub>	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2.4				
	$V_{DD} = 2.7 V$				0.6	V
Low-level digital input voltage, $V_{IL}$		TLV5638C and TLV5638I			1	V
	$v_{DD} = 5.5 v$	TLV5638Q and TLV5638M		2.7 3 0.55 <sup>(1)</sup> 2	0.8	v
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 5 V^{(2)}$		AGND	2.048	V <sub>DD</sub> -1.5	V
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 3 V^{(2)}$		AGND	1.024	V <sub>DD</sub> -1.5	V
Load resistance, R <sub>L</sub>			2			kΩ
Load capacitance, C <sub>L</sub>					100	pF
Clock frequency, f <sub>CLK</sub>					20	MHz
	TLV5638C		0		70	
Operating free air temperature	TLV5638I		40		85	°C
Operating free-air temperature, $T_A$	TLV5638Q		40		125	C
	TLV5638M		55		125	

This parameter is not testedfor Q and M suffix devices.
Due to the x2 output buffer,a reference input voltage ≥ (V<sub>DD</sub>-0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.

### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $V_{ref}$  = 2.048 V,  $V_{ref}$  = 1.024 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TLV5638C, I TLV5638M			UNIT	
					MIN	MIN TYP MAX			
			V <sub>DD</sub> = 5 V,	Fast		4.3	7	mA	
			Int. ref.	Slow		2.2	3.6	ШA	
	Power supply current	No load,	V <sub>DD</sub> = 3 V, Int. ref.	Fast		3.8	6.3	4	
				Slow		1.8	3.0	mA	
IDD	Power supply current	All inputs = AGND or $V_{DD}$ , DAC latch = 0x800	V <sub>DD</sub> = 5 V,	Fast	MIN     TYP       4.3     2.2       3.8     1.8       3.9     1.8       3.5     1.5       0.01     0.01	3.9	6.3		
			Ext. ref.	Slow		1.8	3.0	mA	
			$V_{DD} = 3 V,$	Fast		3.5	5.7	~ ^	
			Ext. ref.			1.5	2.6	mA	
	Power-down supply current					0.01	10	μA	
	Dower oursely rejection ratio	Zero scale, <sup>(1)</sup>				65		٩D	
PSRR	Power supply rejection ratio	Full scale, <sup>(2)</sup>				65		dB	

(1) Power supply rejection ratioat zero scale is measured by varying V<sub>DD</sub>and is given by: PSRR = 20 log [(E<sub>ZS</sub>(V<sub>DD</sub>max) -E<sub>ZS</sub>(V<sub>DD</sub>min))/V<sub>DD</sub>max]

Power supply rejection ratioat full scale is measured by varying  $V_{DD}$  and is given by: PSRR = 20 log [(E<sub>G</sub>(V<sub>DD</sub>max) (2) -E<sub>G</sub>(V<sub>DD</sub>min))/V<sub>DD</sub>max]

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

over recommended operating conditions,  $V_{ref}$  = 2.048 V,  $V_{ref}$  = 1.024 V (unless otherwise noted)

	SPECIFICATIONS	TEST CONDITION	•	MIN	TVP	MAY	UNIT
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	-
	Resolution			12			bits
INL Integral nonlinearity, end point ad-		See <sup>(1)</sup>	C and I suffixes		±1.7	±4	LSB
	justed		Q and M suffixes		±1.7	±6	LSB
DNL	Differential nonlinearity	See <sup>(2)</sup>			±0.4	±1	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See <sup>(3)</sup>				±24	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coef- ficient	See (4)			10		ppm/°C
E <sub>G</sub>	Gain error	See <sup>(5)</sup>				±0.6	% full scale V
$E_{G}T_{C}$	Gain error temperature coefficient	See <sup>(6)</sup>			10		ppm/°C
OUTPUT SPI	ECIFICATIONS						
Vo	Output voltage	R <sub>L</sub> = 10 kΩ		0		V <sub>DD</sub> -0.4	V
	Output load regulation accuracy	V <sub>O</sub> = 4.096 V, 2.048 V, R <sub>L</sub> = 2 k $\Omega$				±0.25	% full scale V
REFERENCE	PIN CONFIGURED AS OUTPUT (RE	F)					
Vref(OUTL)	Low reference voltage			1.003	1.024	1.045	V
Vref(OUTH)	High reference voltage	V <sub>DD</sub> > 4.75 V		2.027	2.048	2.069	V
Iref(source)	Output source current					1	mA
Iref(sink)	Output sink current			-1			mA
	Load capacitance					100	pF
PSRR	Power supply rejection ratio				-65		dB
REFERENCE	PIN CONFIGURED AS INPUT (REF)						
VI	Input voltage			0		V <sub>DD</sub> -1.5	V
R <sub>I</sub>	Input resistance				10		MΩ
Cl	Input capacitance				5		pF
			Fast		1.3		MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$	+ 1.024 V dc Slow 525			kHz	
	Reference feedthrough	REF = 1 V <sub>pp</sub> at 1.024 V dc <sup>(7)</sup>			-80		dB
DIGITAL INP				1		1	
I <sub>IH</sub>	HIgh-level digital input current	$V_{I} = V_{DD}$				1	μA
I <sub>IL</sub>	Low-level digital input current	$V_{I} = 0 V$		-1			μA
Ci	Input capacitance				8		pF

(1) The relative accuracy orintegral nonlinearity (INL) sometimes referred to as linearity error, is themaximum deviation of the output from the line between zero and full scaleexcluding the effects of zero code and full-scale errors. Tested from code 32to 4095.

The differential nonlinearity(DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB (2) amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remainsconstant) as a change in the digital input code.

Zero-scale error is thedeviation from zero voltage output when the digital input code iszero. (3)

(4)

Zero-scale error is inecertation from zero voltage output within the digital input code scale. Zero-scale-error temperaturecoefficient is given by:  $E_{ZS}$  TC =[ $E_{ZS}$  ( $T_{max}$ ) -  $E_{ZS}$ ( $T_{min}$ )]/ $V_{ref} \times 10^6$ /( $T_{max}$  -  $T_{min}$ ). Gain error is the deviationfrom the ideal output ( $2V_{ref}$  - 1 LSB) withan output load of 10 k $\Omega$  excluding the effects of thezero-error. Gain temperature coefficientis given by:  $E_G$  TC = [ $E_G(T_{max})$  -  $E_G$  ( $T_{min}$ )]/ $V_{ref} \times 10^6$ /( $T_{max}$  -  $T_{min}$ ). Reference feedthrough ismeasured at the DAC output with an input code = 0x000. (5)

(6)

(7)



## ELECTRICAL CHARACTERISTICS (CONTINUED)

over recommended operating conditions,  $V_{ref}$  = 2.048 V,  $V_{ref}$ = 1.024 V (unless otherwise noted)

ANALOO	GOUTPUT DYNAMIC PERFORMANCE						
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Output settling time, full scale		Fast		1	3	
t <sub>s(FS)</sub>		$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}, \text{ See}^{(1)}$	Slow		3.5	7	μs
$t_{s(CC)}$ Output settling time, code to code					0.5	1.5	
	Output settling time, code to code	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ See }^{(2)}$	Slow	Slow	1	2	μs
0.5	Class rate		Fast		12		1////
SR	Slew rate	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}, \text{ See}^{(3)}$			1.8		V/µs
	Glitch energy	DIN = 0 to 1, FCLK = 100 kHz, $\overline{CS} = V_{DD}$	·		5		nV-s
SNR	Signal-to-noise ratio			69	74		
S/(N+D)	Signal-to-noise + distortion	$f_s = 480$ kSPS, $f_{out} = 1$ kHz, $R_L = 10$ kΩ,	$f_{e} = 480 \text{ kSPS}, f_{out} = 1 \text{ kHz}, R_{1} = 10 \text{ k}\Omega,$		67		dB
THD	Total harmonic distortion	$\tilde{C}_{L} = 100 \text{ pF}$			69	57	uБ
	Spurious free dynamic range			57	72		

(1) Settling time is the timefor the output signal to remain within ±0.5 LSB of the final measured value fora digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively.Not tested, assured by design.


(2) Settling time is the timefor the output signal to remain within ± 0.5 LSB of the final measured valuefor a digital input code change of one count. Not tested, assured bydesign.

(3) Slew rate determines thetime it takes for a change of the DAC output from 10% to 90% full-scalevoltage.


### DIGITAL INPUT TIMING REQUIREMENTS

		MIN	NOM	MAX	UNIT
t <sub>su(CS-CK)</sub>	Setup time, CS low before first negative SCLK edge	10			ns
t <sub>su(C16-CS)</sub>	Setup time, $16^{th}$ negative SCLK edge (when D0 is sampled) before $\overline{CS}$ rising edge	10			ns
t <sub>wH</sub>	SCLK pulse width high	25			ns
t <sub>wL</sub>	SCLK pulse width low	25			ns
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	10			ns
t <sub>h(D)</sub>	Hold time, data held valid after SCLK falling edge	5			ns

### PARAMETER MEASURMENT INFORMATION








**TYPICAL CHARACTERISTICS** 

IEXAS TRUMENTS www.ti.com




### **TYPICAL CHARACTERISTICS (continued)**





### **TYPICAL CHARACTERISTICS (continued)**





### **APPLICATION INFORMATION**

### **GENERAL FUNCTION**

The TLV5638 is a dual 12-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{0x1000} \text{ [V]}$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

### SERIAL INTERFACE

A falling edge of  $\overline{CS}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{CS}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5638 to TMS320, SPI™, and Microwire™.

TMS320	ן	TLV5638	SPI	TLV5638	Microwire	TLV5638
DSP FSX		CS	I/O	CS	I/O	CS
DX		DIN	MOSI	DIN	SO	DIN
CLKX		SCLK	SCK	SCLK	SK	SCLK

#### Figure 13. Three-Wire Interface

Notes on SPI<sup>™</sup> and Microwire<sup>™</sup>: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to FS. If the word width is 8 bits (SPI<sup>™</sup> and Microwire<sup>™</sup>), two write operations must be performed to program the TLV5638. After the write operation(s), the holding registers or the control register are updated automatically on the 16<sup>th</sup> positive clock edge.

### SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 \left( t_{whmin} + t_{wlmin} \right)} = 1.25 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5638 has to be considered, too.



### **APPLICATION INFORMATION (continued)**

### DATA FORMAT

The 16-bit data word for the TLV5638 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0						12 Da	ta bits					
SPD: Spee	ed control	bit 1 ·	ightarrow fast r	node					$0 \rightarrow$	slow r	node				
PWR: Pow	ver contro	lbit 1.													

The following table lists the possible combination of the register select bits:

# **REGISTERED SELECT BITS**

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

### DATA BITS: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					New DA	C Value					

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

### DATA BITS: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	REF1	REF0

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

### **REFERENCE BITS**

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

#### CAUTION:

If external reference voltage is applied to the REF pin, external reference MUST be selected.

#### **EXAMPLES OF OPERATION:**

- 1. Set DAC A output, select fast mode, select internal reference at 2.048 V:
  - a. Set reference voltage to 2.048 V (CONTROL register)

			-		•		-	,							
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

#### b. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0					New I	DAC A o	output va	lue				

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

2. Set DAC B output, select fast mode, select external reference:

#### a. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

b. Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0				1	New BUFF	ER conte	nt and DA	C B outpu	t value			

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

 Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:

#### a. Set reference voltage to 1.024 V (CONTROL register)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1

#### b. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1						New D	AC B valu	е				

c. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0						New D	AC A valu	е				

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

#### 1. Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

#IMPLIED. X = Don't care

### LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE ENDED SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



### DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

#### Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### **Differential Nonlinearity (DNL)**

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

#### Zero-Scale Error (E<sub>zs</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### Gain Error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

#### Signal-to-Noise Ratio + Distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

#### Spurious Free Dynamic Range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

# **MECHANICAL DATA**

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



MLCC006B - OCTOBER 1996

### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated