SN54ACT74供应商

SN54ACT74, SN74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS520E – AUGUST 1995 – REVISED JANUARY 2000

Inputs Are TTL-Voltage Compatible

● *EPIC* [™] (Enhanced-Performance Implanted CMOS) 1-μm Process

 Package Options Include Plastic Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs

description


The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

The SN54ACT74 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ACT74 is characterized for operation from -40° C to 85°C.

SN74ACT74 D, DB, N, OR PW PACKAGE (TOP VIEW)									
1CLR [1D [1CLK [1PRE [1Q [GND [1 2 3 4 5 6 7	14 13 12 11 10 9 8	V _{CC} 2CLR 2D 2CLK 2PRE 2Q 2Q						

SN54ACT74 ... J OR W PACKAGE



NC - No internal connection

FUNCTION TABLE (each flip-flop)									
	INPUTS				PUTS				
PRE	CLR	CLK	D	Q	Q				
L	Н	Х	Х	Н	L				
н	L	Х	Х	L	Н				
L	L	Х	Х	н†	н†				
н	Н	\uparrow	Н	н	L				
н	Н	\uparrow	L	L	Н				
н	Н	L	Х	Qn	Qn				

[†] This configuration is <u>unstable</u>; that is, it does not persist when either <u>PRE</u> or <u>CLR</u> returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SCAS520E – AUGUST 1995 – REVISED JANUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram, each flip-flop (positive logic)





SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	C) C) D package DB package N package PW package	$\begin{array}{l} 0.5 \ \mbox{V to } \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
Storage temperature range, T _{stg}		–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54ACT74		SN74ACT74		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS520E – AUGUST 1995 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T	A = 25°C	;	SN54A	CT74	SN74A	CT74	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Law - 50 mA	4.5 V	4.4	4.49		4.4		4.4		
	I _{OH} = –50 μA	5.5 V	5.4	5.49		5.4		5.4		
Vou	I _{OH} = -24 mA	4.5 V	3.86			3.7		3.76		V
VOH	IOH = -24 IIIA	5.5 V	4.86			4.7		4.76		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.86				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		4.5 V		0.001	0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V		0.001	0.1		0.1		0.1	v
	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL	IOL = 24 IIIA	5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		40		20	μΑ
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				25°C	SN54ACT74		SN74ACT74		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	145	0	145	0	145	MHz	
	t Dulas duration	PRE or CLR low	5		7		6			
tw	Pulse duration	CLK	5		7		6		ns	
	t _{su} Setup time, data before CLK [↑] Data PRE or C	Data	3		4		3.5		20	
^t su Se		PRE or CLR inactive	0		0.5		0		ns	
t _h	Hold time, data after CLK↑		1		1		1		ns	

switching characteristics over recommended operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	55.014		SN54ACT74					
	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	МАХ	UNIT
		(001101)	MIN TYP MAX	IVIIIN				
f _{max}			145	210		85		MHz
^t PLH		Q or Q	1	5.5	9.5	1	11.5	200
^t PHL	PRE or CLR		1	6	10	1	12.5	ns
^t PLH	CLK	Q or Q	1	7.5	11	1	14	200
^t PHL	OLK		1	6	10	1	12	ns




SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER			SN74ACT74						
	FROM (INPUT)	TO (OUTPUT)	Т	T _A = 25°C			MIN MAX		
	((001101)	MIN	MIN TYP MAX		IVIAA			
fmax			145	210		125		MHz	
^t PLH		0	3	5.5	9.5	2.5	10.5	ns	
^t PHL	PRE or CLR	Q or Q	3	6	10	3	11.5	115	
^t PLH	CLK	Q or \overline{Q}	4	7.5	11	4	13	ns	
tPHL to the term of te	OLK		3.5	6	10	3	11.5	115	

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS				
C _{pd} F	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	45	pF		



NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated