

STM706, STM706P, STM708

3V Supervisor

FEATURES SUMMARY

- PRECISION V_{CC} MONITOR
 - STM706/708

T: $3.00V \le V_{RST} \le 3.15V$ S: $2.88V \le V_{RST} \le 3.00V$

R; STM706P: $2.59V \le V_{RST} \le 2.70V$

- RST AND RST OUTPUTS
- 200ms (TYP) trec
- WATCHDOG TIMER 1.6sec (TYP)
- MANUAL RESET INPUT (MR)
- POWER-FAIL COMPARATOR (PFI/PFO)
- LOW SUPPLY CURRENT 40µA (TYP)
- **GUARANTEED RST (RST) ASSERTION** DOWN TO $V_{CC} = 1.0 \text{V}$
- **OPERATING TEMPERATURE:** -40°C to 85°C (Industrial Grade)

Figure 1. Packages




Table 1. Device Options

	Watchdog Input	Watchdog Output	Active-Low RST ⁽¹⁾	Active-High RST ⁽¹⁾	Manual Reset Input	Power-fail Comparator
STM706	~	~	~		V	~
STM706P ⁽²⁾	~	~		~	V	✓
STM708			~	~	V	V

July 2004 1/25

Note: 1. Push-Pull Output
2. The STM706P is identical to the STM706R, except its reset output is active-high.

TABLE OF CONTENTS

FEATURES	SUMMARY	1
Figure 1.	Packages	1
Table 1.	Device Options	1
SIIMMARVI	DESCRIPTION	1
_	Logic Diagram (STM706/706P)	
-	Logic Diagram (STM708)	
	Signal Names	
•	STM706/706P SO8 Connections	
-	STM706/706P TSSOP8 Connections	
_	STM708 SO8 Connections	
•	STM708 TSSOP8 Connections	
	Pin Description	
-	Block Diagram (STM706/706P)	
•	. Block Diagram (STM708)	
Figure 10	0.Hardware Hookup	/
OPERATION	V	Ω
	utput	
	atton Reset Input	
	og Input (STM706/706P)	
	og Output (STM706/706P)	
	ail Input/Output	
	g a Valid Reset Output Down to V _{CC} = 0V	
_	1.Reset Output Valid to Ground Circuit	
	ing to Microprocessors with Bi-directional Reset Pins	
rigure 12	z.mteriacing to Microprocessors with bi-directional Reset i/O	9
TYPICAL OF	PERATING CHARACTERISTICS	9
Figure 13	3.Supply Current vs. Temperature (no load)	9
_	4.V _{PFI} Threshold vs. Temperature	
•	5.Reset Comparator Propagation Delay vs. Temperature	
-	6.Power-up t _{rec} vs. Temperature	
_	7.Normalized Reset Threshold vs. Temperature	
Figure 18	8.Watchdog Time-out Period vs. Temperature	11
Figure 19	9.PFI to PFO Propagation Delay vs. Temperature	12
Figure 20	0.RST Output Voltage vs. Supply Voltage	12
Figure 2	1.RST Output Voltage vs. Supply Voltage	13
-	2.RST Response Time (Assertion)	
Figure 23	3.RST Response Time (Assertion)	14
Figure 24	4.Power-fail Comparator Response Time (Assertion)	14
Figure 2	5.Power-fail Comparator Response Time (De-Assertion)	15
Figure 26	6.V _{CC} to Reset Propagation Delay vs. Temperature	15

STM706/706P/708

	Figure 27	Maximum Transient Duration vs. Reset Threshold Overdrive	16
MA	XIMUM R	ATING	16
	Table 4.	Absolute Maximum Ratings	16
DC	and AC F	PARAMETERS	. 17
	Figure 28 Figure 29 Figure 30 Figure 31	Operating and AC Measurement Conditions AC Testing Input/Output Waveforms Power-fail Comparator Waveform MR Timing Waveform Watchdog Timing (STM706/706P) DC and AC Characteristics	17 17 18 18
PA	CKAGE M	IECHANICAL	20
	Table 7. Figure 33	2.SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data	20 21
PA	RT NUMB	ERING	22
		Ordering Information Scheme	
RE	VISION HI	STORY	24
	Table 11.	Document Revision History	24

SUMMARY DESCRIPTION


The STM70X SUPERVISORs are self-contained devices which provide microprocessor supervisory functions. A precision voltage reference and comparator monitors the V_{CC} input for an out-oftolerance condition. When an invalid V_{CC} condition occurs, the reset output (RST) is forced low (or high in the case of RST). These devices also offer a watchdog timer (except for STM708) as well as a power-fail comparator to provide the sys-

tem with an early warning of impending power fail-

The STM706P is identical to the STM706R, except its reset output is active-high.

These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.

Figure 2. Logic Diagram (STM706/706P)



Note: 1. For STM706P only.

Table 2. Signal Names

MR	Push-button Reset Input
WDI	Watchdog Input
WDO	Watchdog Output
RST	Active-Low Reset Output
RST ⁽¹⁾	Active-High Reset Output
V _{CC}	Supply Voltage
PFI	Power-fail Input
PFO	Power-fail Output
V _{SS}	Ground
NC	No Connect

Note: 1. For STM706P/708 only.

Figure 3. Logic Diagram (STM708)





Figure 4. STM706/706P SO8 Connections



Note: 1. For STM706P reset output is active-high.

Figure 6. STM708 SO8 Connections





Figure 5. STM706/706P TSSOP8 Connections



Note: 1. For STM706P reset output is active-high.

Figure 7. STM708 TSSOP8 Connections





Table 3. Pin Description

	3.1 111 00	· · · · · ·					
		1	Pin	i			
ST	M706P	S	ГМ706	S	ТМ708	Name	Function
SO8	TSSOP8	SO8	TSSOP8	SO8	TSSOP8		
1	3	1	3	1	3	MR	Push-button Reset Input. A logic low on /MR asserts the reset output. Reset remains asserted as long as MR is low and for t _{rec} after MR returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.
6	8	6	8	_	-	WDI	Watchdog Input. If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and reset (or WDO) is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge. The watchdog function cannot be disabled by allowing the WDI pin to float.
8	2	8	2	_	_	WDO	Watchdog Output. WDO goes low when a transition does not occur on WDI within 1.6sec, and remains low until a transition occurs on WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when V _{CC} falls below the reset threshold; however, unlike the reset output, WDO goes high as soon as V _{CC} exceeds the reset threshold. Note: For those devices with a WDO output, a watchdog timeout will not trigger reset unless WDO is connected to MR.

Pin							
ST	M706P	S	ГМ706	S	TM708	Name	Function
S08	TSSOP8	SO8	TSSOP8	SO8	TSSOP8		
_	-	7	1	7	1	RST	Active-Low Reset Output. Pulses low for t _{rec} when triggered, and stays low whenever V _{CC} is below the reset threshold or when MR is a logic low. It remains low for t _{rec} after either V _{CC} rises above the reset threshold, the watchdog triggers a reset, or MR goes from low to high.
7	1	_	_	8	2	RST	Active-High Reset Output. Inverse of RST.
2	4	2	4	2	4	Vcc	Supply Voltage.
4	6	4	6	4	6	PFI	PFI Power-fail Input. When PFI is less than V _{PFI} , PFO goes low; otherwise, PFO remains high. Connect to ground if unused.
5	7	5	7	5	7	PFO	When PFI is less than V _{PFI} , PFO goes low; otherwise, PFO remains high. Leave open if unused.
3	5	3	5	3	5	Vss	Ground.
_	_	-	_	6	8	NC	No Connect.

Figure 8. Block Diagram (STM706/706P)



Note: 1. For STM706P only.

Figure 9. Block Diagram (STM708)





Figure 10. Hardware Hookup



Note: 1. For STM706/706P. 2. For STM706P/708.

OPERATION

Reset Output

The STM70X SUPERVISOR asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs (if WDO is connected to \overline{MR}), or when the Pushbutton Reset Input (\overline{MR}) is taken low. \overline{RST} is guaranteed to be a logic low (logic high for STM706P/708) for V_{CC} < V_{RST} down to V_{CC} =1V for T_A = 0°C to 85°C.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

Push-button Reset Input

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see Figure 30., page 18) after it returns high. The \overline{MR} input has an internal $40k\Omega$ pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

Watchdog Input (STM706/706P)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the Watchdog Input (WDI) within t_{WD} (1.6sec), the Watchdog Output pin (WDO) is asserted. The internal 1.6sec timer is cleared by either:

- a reset pulse, or
- by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50ns.

See Figure 31., page 18 for STM706/706P.

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting.

Watchdog Output (STM706/706P)

When V_{CC} drops below the reset threshold, \overline{WDO} will go low even if the watchdog timer has not yet timed out. However, unlike the reset output, \overline{WDO} goes high as soon as V_{CC} exceeds the reset threshold. \overline{WDO} may be used to generate a reset pulse by connecting it to the \overline{MR} input.

Power-fail Input/Output


The Power-fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see Figure 10., page 7) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM70X or the microprocessor drops below the minimum operating voltage.

If the comparator is <u>unused</u>, PFI should be <u>connected</u> to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM70X so that a low voltage on PFI will generate a reset output.

Ensuring a Valid Reset Output Down to $V_{CC} = 0V$

When V_{CC} falls below 1V, the state of the \overline{RST} output can no longer be guaranteed, and becomes essentially an open circuit. If a high value pull-down resistor is added to the \overline{RST} pin, the output will be held low during this condition. A resistor value of approximately $100k\Omega$ will be large enough to not load the output under operating conditions, but still sufficient to pull \overline{RST} to ground during this low voltage condition (see Figure 11).


Figure 11. Reset Output Valid to Ground Circuit



Interfacing to Microprocessors with Bidirectional Reset Pins

Microprocessors with bi-directional reset pins can contend with the STM70X reset output. For example, if the reset output is driven high and the micro wants to pull it low, signal contention will result. To prevent this from occurring, connect a $4.7k\Omega$ resistor between the reset output and the micro's reset I/O as in Figure 12.

Figure 12. Interfacing to Microprocessors with Bi-directional Reset I/O



TYPICAL OPERATING CHARACTERISTICS

Note: Typical values are at $T_A = 25$ °C.

Figure 13. Supply Current vs. Temperature (no load)




Figure 14. V_{PFI} Threshold vs. Temperature




Figure 15. Reset Comparator Propagation Delay vs. Temperature




Figure 16. Power-up trec vs. Temperature




Figure 17. Normalized Reset Threshold vs. Temperature




Figure 18. Watchdog Time-out Period vs. Temperature




Figure 19. PFI to PFO Propagation Delay vs. Temperature






Figure 20. RST Output Voltage vs. Supply Voltage








Figure 22. RST Response Time (Assertion)




Figure 23. RST Response Time (Assertion)



Figure 24. Power-fail Comparator Response Time (Assertion)




Figure 25. Power-fail Comparator Response Time (De-Assertion)





Figure 26. V_{CC} to Reset Propagation Delay vs. Temperature






Figure 27. Maximum Transient Duration vs. Reset Threshold Overdrive

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltage	-0.3 to V _{CC} +0.3	V
Vcc	Supply Voltage	-0.3 to 7.0	V
Io	Output Current	20	mA
P _D	Power Dissipation	320	mW

Note: 1. Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 5, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC Measurement Conditions

Parameter	STM70X	Unit
V _{CC} Supply Voltage	1.0 to 5.5	V
Ambient Operating Temperature (T _A)	-40 to 85	°C
Input Rise and Fall Times	≤ 5	ns
Input Pulse Voltages	0.2 to 0.8V _{CC}	V
Input and Output Timing Ref. Voltages	0.3 to 0.7V _{CC}	V

Figure 28. AC Testing Input/Output Waveforms




Figure 29. Power-fail Comparator Waveform





Figure 30. $\overline{\text{MR}}$ Timing Waveform



Note: 1. RST for STM706P/708.

Figure 31. Watchdog Timing (STM706/706P)




Table 6. DC and AC Characteristics


Sym	Alter- native	Description	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
V _{CC}		Operating Voltage		1.2 ⁽²⁾		5.5	V
loo		V _{CC} Supply Current	V _{CC} < 3.6V		35	50	μΑ
Icc		VCC Supply Current	V _{CC} < 5.5V		40	60	μΑ
		Input Leakage Current (WDI)	$0V = V_{IN} = V_{CC}$	-1		+1	μA
ILI		Input Leakage Current (PFI)	$0V = V_{IN} = V_{CC}$	-25	2	+25	nA
'LI		Input Leakage Current (MR)	V _{RST} (max) < V _{CC} < 3.6V	25	80	250	μΑ
		Imput Leakage Current (WIN)	4.5V < V _{CC} < 5.5V	75	125	300	μΑ
VIH		Input High Voltage (MR)	4.5V < V _{CC} < 5.5V	2.0			٧
VIH		Imput riigir voltage (iviit)	V _{RST} (max) < V _{CC} < 3.6V	0.7V _{CC}			V
VIH		Input High Voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5V	0.7V _{CC}			V
VIL		Input Low Voltage (MR)	4.5V < V _{CC} < 5.5V			0.8	V
V IL		input Low voitage (MK)	V _{RST} (max) < V _{CC} < 3.6V			0.6	V
V _{IL}		Input Low Voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5V			0.3V _{CC}	V

Sym	Alter- native	Description	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
V _{OL}		Output Low Voltage (PFO, RST, RST, WDO)	V _{CC} = V _{RST} (max), I _{SINK} = 3.2mA			0.3	V
V _{OL}		Output Low Voltage (RST)	$I_{SINK} = 50\mu A; V_{CC} = 1.0V;$ $T_A = 0^{\circ}C \text{ to } 85^{\circ}C$			0.3	V
			$I_{SINK} = 100 \mu A; V_{CC} = 1.2 V$			0.3	V
V _{OH}		Output High Voltage (RST, RST, WDO)	I _{SOURCE} = 1mA, V _{CC} = V _{RST} (max)	2.4			V
VOH		Output High Voltage (PFO)	I _{SOURCE} = 75μA, V _{CC} = V _{RST} (max)	0.8V _{CC}			V
Power-f	fail Com	parator					_
V _{PFI}		PFI Input Threshold	PFI Falling (STM70XP/R, $V_{CC} = 3.0V$; STM70XS/T, $V_{CC} = 3.3V$)	1.20	1.25	1.30	V
t _{PFD}		PFI to PFO Propagation Delay			2		μs
Reset T	hreshol	ds					
			STM706P/70XR	2.55	2.63	2.70	V
V_{RST}		Reset Threshold	Reset Threshold STM70XS		2.93	3.00	V
			STM70XT		3.08	3.15	V
		Reset Threshold Hysteresis			20		mV
t _{rec}		RST Pulse Width		140	200	280	ms
Push-b	utton Re	set Input					•
		MD D de a Mardia	V _{RST} (max) < V _{CC} < 3.6V	500			ns
t _{MLMH}	t _{MR}	MR Pulse Width	4.5V < V _{CC} < 5.5V	150			ns
,	,		V _{RST} (max) < V _{CC} < 3.6V			750	ns
t _{MLRL}	t _{MRD}	MR to RST Output Delay	4.5V < V _{CC} < 5.5V			250	ns
Watchd	log Time	r (STM706/706P)					1
		Watchdog Timeout Paried	STM706P/70XR, V _{CC} = 3.0V	1.10		2.24	
t _{WD}		Watchdog Timeout Period	STM70XS/70XT, $V_{CC} = 3.3V$	1.12	1.60	2.24	S
		WDI Pulse Width	4.5V < V _{CC} < 5.5V	50			ns
		WDI Puise Widili	V _{RST} (max) < V _{CC} < 3.6V	100			ns

Note: 1. Valid for Ambient Operating Temperature: $T_A = -40$ to 85° C; $V_{CC} = V_{RST}$ (max) to 5.5V (except where noted). 2. V_{CC} (min) = 1.0V for $T_A = 0^{\circ}$ C to +85°C.

PACKAGE MECHANICAL

Figure 32. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical



Note: Drawing is not to scale.

Table 7. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Symb		mm		inches			
Зушь	Тур	Min	Max	Тур	Min	Max	
А	-	1.35	1.75	_	0.053	0.069	
A1	_	0.10	0.25	_	0.004	0.010	
В	-	0.33	0.51	_	0.013	0.020	
С	-	0.19	0.25	_	0.007	0.010	
D	-	4.80	5.00	-	0.189	0.197	
ddd	-	_	0.10	-	_	0.004	
E	-	3.80	4.00	-	0.150	0.157	
е	1.27	_	_	0.050	_	-	
Н	-	5.80	6.20	-	0.228	0.244	
h	-	0.25	0.50	-	0.010	0.020	
L	-	0.40	0.90	-	0.016	0.035	
α	-	0°	8°	-	0°	8°	
N		8		8			




Figure 33. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline


Note: Drawing is not to scale.

Table 8. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data

Symb		mm		inches			
Symb	Тур	Min	Max	Тур	Min	Max	
Α	_	_	1.10	_	_	0.043	
A1	_	0.05	0.15	-	0.002	0.006	
A2	0.85	0.75	0.95	0.034	0.030	0.037	
b	_	0.25	0.40	_	0.010	0.016	
С	_	0.13	0.23	-	0.005	0.009	
СР	_	-	0.10	_	-	0.004	
D	3.00	2.90	3.10	0.118	0.114	0.122	
е	0.65	-	-	0.026	-	-	
E	4.90	4.65	5.15	0.193	0.183	0.203	
E1	3.00	2.90	3.10	0.118	0.114	0.122	
L	0.55	0.40	0.70	0.022	0.016	0.030	
L1	0.95	_	-	0.037	-	_	
α	_	0°	6°	_	0°	6°	
N		8		8			

PART NUMBERING





E = Tubes (Pb-Free - ECO PACK®)

F = Tape & Reel (Pb-Free - ECO PACK®)

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 10. Marking Description

Part Number	Reset Threshold	Package	Topside Marking
STM706P	2.63V	SO8	706P
		TSSOP8	
STM706T	3.08V	SO8	706T
		TSSOP8	
STM706S	2.93V	SO8	706S
		TSSOP8	
STM706R	2.63V	SO8	706R
		TSSOP8	
STM708T	3.08V	SO8	708T
		TSSOP8	
STM708S	2.93V	SO8	708S
		TSSOP8	
STM708R	2.63V	SO8	708R
		TSSOP8	

REVISION HISTORY

Table 11. Document Revision History

Date	Version	Revision Details
October 2003	1.0	First Issue
12-Dec-03	2.0	Reformatted; update characteristics (Figure 2, 3, 8, 9, 10, 29, 30, 31; Table 6, 7, 8, 9)
16-Jan-04	2.1	Add Typical Operating Characteristics (Figure 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
09-Apr-04	3.0	Reformatted; update characteristics (Figure 15, 19, 20, 21, 22, 23, 26, 27; Table 6)
25-May-04	4.0	Update characteristics (Table 3, 6)
02-Jul-04	5.0	Datasheet promoted; waveform corrected (Figure 29)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

 $\hbox{@ 2004 STM}{}$ icroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

77