

# STV8105

## 256 x 72 x 4-Bit OLED Passive Matrix Controller/Driver

PRODUCT PREVIEW

(Bumped Die) ORDER CODE: STV8105

#### **Main Features**


- Supports Monochrome OLED Passive Matrices in different formats:
  - 256×72 Black & White
  - 256×72×2-bits/4 levels of gray
  - $256 \times 72 \times 4$ -bits/16 levels of gray
  - 256×36×6-bits/64 levels of gray
  - 128×72×6-bits/64 levels of gray
- On-chip DC/DC Step-up Converter
- Display Power Supply up to 25V
- Device Power Supply: 3.0 to 3.6V
- Low-power Consumption Suitable for Battery-operated Systems
- Column Source Current capability: 800µA, max.
- Row Sink Current capability: 110mA, max.
- On-chip Oscillator
- Programmable Gamma Correction
- Programmable Display Multiplexing
- Two Brightness Control registers of 128 steps each
- 32 Step Dimmer Control
- One Time Programmable (OTP) fuse ROM for key configuration parameters
- Dual Scan, Master/Slave Capability
- Selectable 8-bit Parallel as well as Serial Peripheral Interfaces

### Description

The STV8105 is a low-power, controller/driver "combo" IC for OLED displays. The STV8105 supports 256 columns by 72 rows with 16 levels of gray for monochrome and 2 x 128 columns by 72 rows with 16 levels of gray for "two" color displays. It can control a display of 128 columns by 72 rows or 256 columns by 36 rows with 64 levels of gray in monochrome mode.

The STV8105 provides all necessary functions in a single chip, including on-chip supply control and bias current generators, resulting in a minimum of external components and in very low-power consumption.

The STV8105 communicates with the system via fully configurable interfaces (parallel or serial) to ease interfacing with the host microcontroller. The STV8105 has a set of command and control registers that can be addressed by these interfaces.



### Contents

Chapter 1	General Overview	.5
1.1	Bumped Die Pad Description	7
1.2	Pad Signal Description	.12
1.3	Lead Pad Reference Chart	.14
1.4	Mechanical Dimensions	.15
1.5	Functional Description	.16
Chapter 2	Bus Interfaces	.17
2.1	Interface Sequence	.17
2.2	Parallel Interface	.18
2.3	Serial Interface	.20
2.4	Master/Slave Connection	.23
Chapter 3	Display RAM	.25
3.1	16 Level Gray Scale Mode Memory Map	26
3.2	4 Level Gray Scale Mode Memory Map	.26
3.3	64 Level Gray Scale Mode 1 Memory Map	.28
3.4	64 Level Gray Scale Mode 2 Memory Map	.29
3.5	Monochrome Mode Memory Map	30
3.6	Display RAM Loading	.32
Chapter 4	Dot-Matrix Display	33
Chapter 5	Clock Generation	.35
Chapter 6	Master/Slave and Primary/Secondary Operation	37
Chapter 7	Brightness Adjustment	.39
Chapter 8	DC/DC Step-up Converter with VF Detection	.41
8.1	General Description	41
8.2	Detailed Description	
8.2.1 8.2.2	PWM Mode PFM Mode	-
8.3	Compensation Network	

2/<mark>96</mark>

05-Sep-2005

Draft of Rev. 1



#### STV8105

8.4	Soft Start	46
8.5	Peak Current Detection	47
Chapter 9	Column Drivers	
9.1	Color Selection Modes	48
9.2	Dimmer Control	49
9.3	Drive Control	50
9.4	Setup Period	51
9.5 9.5.1 9.5.2 9.5.3 9.5.4	Drive Period	
Chapter 10	Row Driver Control	
10.1	Row Drivers	59
10.2	Row Driver Scanning Modes	
10.2.1 10.2.2	Single Scanning Mode	
Chapter 11	OTP Memory	
11.1	Introduction	62
11.2	OTP Memory Programming	62
11.3	A Short Routine for Programming the OTP	63
Chapter 12	STV8105 Configurations	
12.1	Reset Configuration	
12.2	Sleep Configuration	
Chapter 13	Command and Control Registers	
13.1	List of Commands Ordered by Command Code	66
13.2	Command Details Ordered by Command Code	68
Chapter 14	Electrical Characteristics	
14.1	Absolute Maximum Ratings	91
14.2	Thermal Data	91
14.3	Recommended Operating Conditions	91

94
94
93
93
93
92
92
91



## **1 General Overview**

The STV8105 is a monochrome, low-power controller/driver combo from STMicroelectronics' family of controllers for OLED displays. It has been developed to bring a flexible solution to applications and systems based on OLED passive matrices.

The STV8105 can be used with many different host micro-controllers. It supports a serial bus and a parallel interface covering most of the possible application architectures. This provides easy access to a set of command and control registers to properly program the STV8105.

The STV8105 includes a dual port Display RAM of 256 x 72 x 4-bits to support the full display capabilities of 256 column and 72 row drivers with several display functions.

The on-chip DC/DC step-up converter generates the necessary supply voltage (18V, typically) for all row and column drivers from the battery supply.

Processed in BCD technology, the STV8105 features a low-power digital core and output drivers that can source up to 800µA for columns and sink up to 110mA for rows with a display supply of up to 25 V. Thanks to the high level of integration, the number of required external components is drastically reduced.

05-Sep-2005

**/۲** 




Figure 1: STV8105 Input/Output Diagram



### 1.1 Bumped Die Pad Description






Figure 2: Die Mechanical Data (Bump-side View)

Figure 3: Alignment Mark Positions (Bump-side View)




<u>لرکم</u>

7/96





						= =	- =					Left
[	/				R38			R70	R72		C256	→
RO	+	R34 R32									C255	$\rightarrow$
ROW OUTPUTS	╉	R30				LEFT	HALF SIDE				C254 C253	$\rightarrow$
JTPL											I	
JTS	_	R4								ļ		
	-	R4 R2										
										 	I	
ĺ		VROW2								I		
	$\rightarrow$	VROW2										
		DUMMY		во						l I	I	
		DUMMY		BOTTOM SIDE								COL
	-	ROWDATA		N SI								COLUMN OUTPUT SIDE
	-	RCTRLB		DE		ST\	/8105			Тор –	I	N OC
	-	RCTRLA				01				Top Side		JTPL
	<u> </u>	SCLKOUT								Π I		JT SI
		VSYNCOUT HSYNCOUT								I I	l	DE
	-	CSOUT2										
	-	CSOUT1										
	-	WROUT								l I		
	+	SD/COUT									l	
	-	DOUT[0]										
	-	DOUT[1]	2									
		DOUT[2]									Ι	
INPUTS	-	DOUT[3] DOUT[4]	H									
JTS	* * * * * *	DOUT[5]	Ы									
	-	DOUT[6]								ļ	l	
	4	DOUT[7] VSENSE										
	$\rightarrow$	VCOMP										
	$\rightarrow$	ISENSE									I I	
	$\rightarrow$	VDC									C167	
	$\rightarrow$	VDC VDRIVE									C168 C167	$\rightarrow$
		. 31.172		_							0107	
				-								



							7		
	TON/F CMODE SELCLK MSEL[1] MSEL[0]							C90 C89 C88 I I	<b>* * *</b>
	<ul> <li>→ VDD</li> <li>→ TEST[3]</li> <li>→ TEST[2]</li> <li>→ TEST[1]</li> <li>→ RST</li> </ul>						-       		
_				STV8	105		I I		
INPUTS	→ DIN[7] (SIN)								
٢S	DIN[6] (SCLI)		1					1	
	DIN[5]						L	l	
	DIN[4]		1						
	DIN[3]     DIN[2]		1				l I	1	c
	DIN[1]		I				' 	I	OLU
	DIN[0]						0 <sup>-1</sup>	I	JMN
							 Top side		COLUMN OUTPUT SIDE
	$\begin{array}{c} & \\ \hline \\$							l	PUJ
	$\sim$ $\overline{CS2}$						' 	I	. SID
	GND						L	1	m
							I	1	
	HSYNCIN						l I	Ì	
							' 	I	
	COSC						l		
	DUMMY							l Í	
	DUMMY VROW1	H						Ì	
	VROW1						L	l	
(95	I/O Pads)	_						1	
ম	R1 R3							I	
WO	11							C3	
OUT	"	_						C2	$\rightarrow$
ROW OUTPUTS	R31 R33		ת ת			דר דר		C1	$\rightarrow$
ν `			R37	===		R71			
				RIGHT HAL	_F SIDE				Right
<b>477</b>	05-Sep-200	5	 Draft (	of Rev. 1	STMic	roelectronic	s Confide	ontial	11/96

## 1.2 Pad Signal Description

Ball Name	Input/Output	Description
C1-C256	0	Column Driver Outputs
R1-R72	0	Row Driver Outputs
CLKIN	1	External RC/Crystal connection or Clock input
CMODE	I	Mode Select: "H": Dual color mode "L": Single color mode
COSC	0	External RC oscillator, capacitor connection
CS1	1	Chip Select 1 Input (Master Device Chip Select)
CS2	1	Chip Select 2 Input (Slave Device Chip Select)
CSOUT1	0	Chip Select 1 Output
CSOUT2	0	Chip Select 2 Output
DIN[5:0]	1	P/S="H": Parallel Data Input P/S="L": Not used. Fix to "H" or "L"
DIN[6] (SCLI)	I	P/S="H": Parallel Data Input P/S="L": Serial Clock Input
DIN[7] (SIN)	1	P/S="H": Parallel Data Input P/S="L": Serial Data Input
DOUT[5:0]	0	P/S="H": Parallel Data Output P/S="L": Non Connection
DOUT[6] (SCLOUT)	0	P/S="H": Parallel Data Output P/S="L": Serial Clock Output
DOUT[7] (SOUT)	0	P/S="H": Parallel Data Output P/S="L": Serial Data Output
GND	Supply	Analog and Digital ground
GNDL	Supply	Column and Row driver ground
GNDSENSE	Supply	Ground for DC/DC Converter
HSYNCIN	1	Horizontal SYNC Input
HSYNCOUT	0	Horizontal SYNC Output
ISENSE	1	Over current sense signal for external switching MOS transistor
MSEL[0]	1	Master /Slave Select: "H": Master "L": Slave
MSEL[1]	1	Primary /Secondary Select: "H": Primary "L": Secondary
P/S	1	Parallel Interface or Serial Interface Select
RCTRLA	0	Reserved for Test
RCTRLB	0	Pad RCTRLB is pulled "High" if a voltage fault is detected on the output of the DC/DC converter.

12/96 05-Sep-2005



Table 1: STV8105 Pad Description	(Sheet 2 of 2)
----------------------------------	----------------

Ball Name	Input/Output	Description
ROSC	0	External RC oscillator, resistor connection or Crystal connection
ROWDATA	0	Row Driver Data
RST	I	System Reset Input
SCLKOUT	0	System Clock Output
SD/C	1	Display Data or Command: SD/C="H": Display Data SD/C="L": Command
SD/COUT	0	SD/C Output
SELCLK	I	"H": An internal oscillator (if MSEL[0]="1") "L": External clock used
TEST[2:1]	I	Test Mode Select: "H": Test Mode OFF (internal pull-up) "L": Reserved modes
TEST[3]	I	Reserved (internal pull-up)
TON/F	1	DC/DC Converter Mode Select "H": PFM constant t <sub>ON</sub> mode "L": PWM constant switching frequency mode
VCOL1	Supply	Odd column supply
VCOL2	Supply	Even column supply
VCOMP	I/O	Compensation pad for DC/DC converter, constant frequency PWM mode
VDC	Supply	Supply for gate drive output buffer
VDD	Supply	Analog/Digital low-voltage controller supply
VDRIVE	0	Gate drive for external switching MOS transistor
VF	I/O	Pad for storing the result of VF detection, i.e. the average of the voltage on column outputs C1 and C256 measured during constant current drive
VHSENSE	1	VH sense input
VPP1	Supply	Odd column driver power supply
VPP2	Supply	Even column driver power supply
VPRG	Supply	Non-volatile OTP memory program power supply
VREF1	I/O	Reference Voltage 1
VREF2	I/O	Reference Voltage 2
VROW1	Supply	Odd row driver supply
VROW2	Supply	Even row driver supply
VSENSE	1	Feedback signal
VSYNCIN	1	Vertical SYNC Input
VSYNCOUT	0	Vertical SYNC Output
WR	1	Display Data and Command Write Pulse
WROUT	0	Write Pulse Output



### 1.3 Lead Pad Reference Chart

The reference for the following tables is the center of the die (X = 0.0, Y = 0.0)

Lead Pad Name	Pad Placemen	ts (center), μm	Pad Dimer	nsions, µm
Leau Fau Name	Х	Y	Х	Y
C256	TBD	TBD	TBD	TBD
C2	TBD	TBD	TBD	TBD
C1	TBD	TBD	TBD	TBD

### Table 2: Top Side (from left to right)

#### Table 3: Right Side (from top to bottom)

Lead Pad Name	Pad Plac	cements	Pad Dim	ensions
Leau Fau Name	Х	Y	Х	Y
R71	TBD	TBD	TBD	TBD
R37	TBD	TBD	TBD	TBD
R35	TBD	TBD	TBD	TBD

### Table 4: Bottom Side (from right to left)

Lead Pad Name	Pad Pla	cements	Pad Dimensions		
Leau Fau Naille	X	Y	X	Y	
R33	TBD	TBD	TBD	TBD	
R1					
VROW1					
VROW2					
R2					
R34					



Lead Pad Name	Pad Plac	cements	Pad Dimensions			
Leau Fau Name	Х	Y	Х	Y		
R36	TBD	TBD	TBD	TBD		
R38	TBD	TBD	TBD	TBD		
R72	TBD	TBD	TBD	TBD		

#### Table 5: Left Side (from bottom to top)

### 1.4 Mechanical Dimensions

#### **Table 6: Mechanical Dimensions**

Description	Dimension
Die Size (mm)	TBD
Pad Pitch (µm)	TBD
Pad Size (µm)	TBD
Pad Height (µm)	TBD
Wafer Thickness (µm)	TBDμm
Bump Size (µm)	TBDµm x TBDµm
Bump Characteristics	gold, electrolytic
Bump Hardness	30-80Hv

### 1.5 Functional Description

The architecture of the STV8105 provides all of the functions required to drive OLED displays. The block diagram below gives an overview of the different on-chip components, embedded functions and their links.




Figure 6: STV8105 Block Diagram

The following rules are used in this datasheet to describe bit, bit-fields and registers:

- ROWDRVSEL is the name of a register,
- RDIR.ROWDRVSEL is the RDIR bit of register ROWDRVSEL,
- RMODE.ROWDRVSEL is the RMODE bit-field of register ROWDRVSEL.

Refer to Chapter 13: Command and Control Registers on page 65 for details of the various registers.

The various functions of the STV8105 are described in the following sections, starting with the bus interfaces.



## 2 Bus Interfaces

The parallel interface and serial interface are selected using a  $P/\overline{S}$  pad.

The parallel interface is active when  $P/\overline{S} = "H"$ ; the serial interface when  $P/\overline{S} = "L"$ .

The serial input pads SIN and SCLI are shared with DIN7 and DIN6, respectively.

Buffered versions of the serial signals, for cascading purposes, are output on pads SOUT and SCLOUT and shared with DOUT7 and DOUT6, respectively.

The parallel interface pads DIN[7:0],  $\overline{CS1}$ ,  $\overline{CS2}$  and  $\overline{WR}$  are buffered and sent out on DOUT[7:0],  $\overline{CSOUT1}$ ,  $\overline{CSOUT2}$ , and  $\overline{WR}OUT$ .

CS1 and CSOUT1 are chip select signals for the Primary-Master and Secondary-Master devices.

CS2 and CSOUT2 are chip select signals for the Primary-Slave and Secondary-Slave devices.




Figure 7: Buffering of Bus Interface Signals

#### 2.1 Interface Sequence

After Reset or Power ON, an interface is in the state of waiting for a Command Address and Display RAM Data.

After receiving the Command Address, the interface is in the state of waiting for Command Data.

When Command Data is received while in the receive Command Data state, the interface returns to the receive Command Address state.

When Display RAM Data is received while in the receive Command Data state, the interface also returns to the receive Command Address state.



When the Serial Interface is selected, the output buffer for the interface signals is cleared when  $\overline{CS1}$  and  $\overline{CS2}$  are both "High".

#### 2.2 Parallel Interface

The parallel interface is active when pad  $P/\overline{S}$  is "High".

When writing parallel data, the  $\overline{WR}$  pad is asserted while  $\overline{CS1}$  and  $\overline{CS2}$  are both "Low".

Data is interpreted as a command if SD/ $\overline{C}$  is "Low"; it is interpreted as Display RAM data if SD/ $\overline{C}$  is "High".

When transmitting a command, the command address is sent first followed by command data.

A command is decided by a 2-byte access: a command code followed by a data byte.

When there is a Display RAM access with  $SD/\overline{C}$  set "High" but without respecting the "2-byte nature" of a command, the STV8105 enters the state where it is waiting for a Command Address.





Figure 8: Parallel Interface







Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Tah	Address Hold Time	WR	10			ns
Taw	Address Setup Time	WR	0			ns
Тсус	System Cycle Time	CS1, CS2	200			ns
Tcclw	Write Pulse Width	WR	60			ns
Tds	Data Setup Time	DIN[7:0]	60			ns
Tdh	Data Hold Time	DIN7:0]	10			ns
Tdsdc	SD/C Output Delay	SD/COUT			30	ns
Tdcs	CS Output Delay	CSOUT1, CSOUT2			30	ns
Tdwr	WR Output Delay	WROUT			30	ns
Tdd	DATA Output	DOUT[7:0]			30	ns

#### Table 7: 8-bit Parallel Interface Timing

#### 2.3 Serial Interface

The serial interface is active when  $P/\overline{S}$  is "Low".

Serial data is written in using DIN[7] (SIN) and DIN[6] (SCLI) while  $\overline{CS1}$  and  $\overline{CS2}$  are both "Low".

Data is interpreted as a command if SD/ $\overline{C}$  is "Low"; it is interpreted as Display RAM data if SD/ $\overline{C}$  is "High".

DIN[5:0] are not used; they should be tied either "High" or "Low".






Figure 10: Serial Interface




Figure 11: 4-wire Serial Interface Timing Diagram

#### Table 8: 4-wire Serial Interface Timing


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Tscys	Serial Clock Cycle		200			ns
Tshw	Pulse Width (High)		90			ns
Tslw	Pulse Width (Low)		90			ns
Tsas	Address Setup Time		20			ns
Tsah	Address Hold Time		20			ns
Tsds	Data Setup Time		20			ns
Tsdh	Data Hold Time		20			ns
Tcss	CS-SCL Time		20			ns
Tcsh	CS-SCL Time		20			ns




#### 2.4 Master/Slave Connection

Figure 12 below shows an example connection between two ICs for Master/Slave mode.









#### Table 9: External IC Interface Timing

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Tdvso	VSYNCOUT Delay				20	ns
Tdhso	HSYNCOUT Delay				20	ns
Tdrca	RCTRLA Delay				20	ns
Tdrcb	RCTRLB Delay				20	ns
Tdrowdata	ROWDATA Delay				20	ns



## 3 Display RAM

The STV8105 contains a Dual Port,  $256 \times 72 \times 4$ -bit Display RAM. As shown in Figure 14 below, Port A is for write only; Port B, read only.

It is possible to access any location thanks to X and Y, programmable pointers with ranges corresponding to the selected display mode.

The X address is specified with the command RAMXSTART, the Y address with RAMYSTART.

The X and Y addresses can be automatically incremented with bits YINC and XINC of the GSADDINC command. The GSMODE bit-field of this command is also used to select the display mode and gray scale. See Section 13.2 for details.

Depending on the selected display mode, one, two or four pictures can be stored in the Display RAM, and one or two colors can be controlled:

16 level gray scale mode:  $256 \times 72 \times 4$  bits - 1 picture - one/two colors


4 level gray scale mode:  $256 \times 72 \times 2$  bits - 2 pictures - one/two colors

64 level gray scale mode 1:  $128 \times 72 \times 6$  bits - 1 picture - one color

64 level gray scale mode 2:  $256 \times 36 \times 6$  bits - 1 picture - one color

Black and White, monochrome mode:  $256 \times 72 \times 1$  bit - 4 pictures - one/two colors


#### Figure 14: Dual Port Display RAM Composition



<u>ل</u>رکم

### 3.1 16 Level Gray Scale Mode Memory Map

In this mode, the picture has 256 x 72 pixels, and the gray scale of each pixel is defined by the corresponding 4-bit value stored in Display RAM. This mode is selected using field GSMODE of the GSADDINC command. Only one picture can be stored in the Display RAM. The range of the address pointers is 00h to 7Fh for X and 00h to 47h for Y. One byte loaded in Display RAM contains data for two pixels.See Section 13.2 for details. The "two" color mode can be used; see Section 9.1: Color Selection Modes for details.





## 3.2 4 Level Gray Scale Mode Memory Map

In this mode, the picture has 256 x 72 pixels. The gray scale of each pixel is defined by the corresponding 2-bit value stored in Display RAM. This mode is selected using field GSMODE of the GSADDINC command. Two pictures can be stored in the Display RAM. The range of the address pointers is 00h to 3Fh for X and 00h to 8Fh for Y. One byte loaded in Display RAM contains data for 4 pixels. See Figure 16 for details. The "two" color mode can be used, see Section 9.1: Color Selection Modes for details.

26/96 05-Sep-2005



						•			0		
		X =>	Col1	Col	2		С	ol254	Col25	55 Col256	;
	,    >	Kow 1	Pxl 0	Pxl	1		P	xl 253	Pxl 25	4 Pxl 255	]
	U V	Row 2									
		Row 3									
					-	Display	Scr	een			[
		Row 71									
		Row 72									
			00h, X 01h Pxl 4, Pxl 7		-		-		X 3Eh , Pxl 251	Y 00h, X 3Fh Pxl 252, Pxl 255	;
		Y 01h, X 00h			-		-				]
					-		-				
				F	Pictu	ire 1					
		Y 46h, X 00h			-		-				
Display RA	M	Y 47h, X 00h			-		-			Y 47h, X 3Fh	
			48h, X 01h Pxl 4, Pxl 7		-		-		X 3Eh , Pxl 251	Y 48h, X 3Fh Pxl 252, Pxl 255	
		Y 49h, X 00h			-		-				=
					-		-				_
				F	Pictu	ire 2			·		
		Y 8Eh, X 00h			-		-				
		Y 8Fh, X 00h			-		-			Y 8Fh, X 3Fh	1
	l 1*	Col 2*		ol 3*	1		]				0-1050*
	el 0	Pixel 1		xel 2		Col 4*				ol 255*	Col 256*
	Byte 00h				b7	Pixel 3				el 254 04, Byte 7Fh	Pixel 255 b7b6, Byte 7Fh
		1			1					-	
		Column to P	ixel Mapp	oing					* Defa	ault columi	n mapping

### 3.3 64 Level Gray Scale Mode 1 Memory Map

In this mode, the picture has 128 x 72 pixels. The gray scale of each pixel is defined by the corresponding 6-bit value stored in Display RAM. This mode is selected using field GSMODE of the GSADDINC command. Only one picture can be stored in the Display RAM. The range of the address pointers is 00h to 7Fh for X and 00h to 47h for Y. One byte loaded in the Display RAM contains data for one pixel.

In this mode, column outputs  $C_{n+1}$  and  $C_n$ , must be connected together. It is not possible to use the "two" color mode, see Section 9.1: Color Selection Modes for details. For more information on using this mode, refer to the description of command GSADDINC in Section 13.2.





Figure 17: 64 Level Gray Scale Mode 1 - Display RAM Organization



### 3.4 64 Level Gray Scale Mode 2 Memory Map

In this mode, the picture has 256 x 36pixels, the gray scale of each pixel is defined by the corresponding 6-bit value stored in Display RAM. This mode is selected using field GSMODE of the GSADDINC command. Only one picture can be stored in the Display RAM. The range of the address pointers is 00h to FFh for X, 00h to 23h for Y. One byte loaded in the Display RAM contains data for one pixel.

The "two" color mode cannot be used, see Section 9.1: Color Selection Modes for detail. For more information on using this mode, refer to the description of command GSADDINC in Section 13.2.





<u>ل</u>رکم

### 3.5 Monochrome Mode Memory Map

In this mode, the picture has 256 x 72 pixels, and each pixel is black or white depending on the corresponding 1-bit value stored in Display RAM. This mode is selected using field GSMODE of the GSADDINC command. Four pictures can be stored in the Display RAM. The "two" color mode can be used, see Section 9.1: Color Selection Modes for details. The range of the address pointers is 00h to 3Fh for X, 00h to 8Fh for Y. One byte loaded in Display RAM contains data for eight pixels. See Section 13.2.

30/96 05-Sep-2005


		· ·gaio						. 90		••	
		X =	->	Col1	Col2		Col2	54	Col25	5 Col2	256
	≺ =>	Row	1	Pxl 0	Pxl 1		Pxl 2	253	Pxl 254	4 Pxl 2	55
	Ÿ	Row	2								
		Row	3								
			· _			Display	Scree	en			
		Row	71			   					
		Row	72								
	_										
		Y 00h, X Pxl 0, Px		′ 00h, X 01h Pxl 8, Pxl 15					, X 1Eh , Pxl 247	Y 00h, X Pxl 248, P>	
	=	Y 01h, X (	00h				-				
	_					1	-				
Display RAM	1				Pict	ure 1	-				
		Y 46h, X	00h								
		Y 47h, X (	00h							Y 47h, X	K 1Fh
		Y 00h, X	00h		Y 00h, X 1Fh	Y 00h, 2	X 20h			Y 00h, X 3	3Fh
			_	Picture 1			-	Pic	cture 3		-
Display RAM	1	Y 47h, X	00h				-				
		Y 48h, X	00h				-				
			-	Picture 2			-	Pic	cture 4		-
		Y 8Fh, X	00h		Y 8Fh, X 1Fh	Y 8Fh, 1	X 20h			Y 8Fh, X	3Fh
[	Col	1*	_		Col 8	8*		Γ	Col 2	55*	Col 256*
Row 1	Pixe		_		Pixel				Pixel 2		Pixel 255
		te 00h	_		b7, Byte 0	0h		┢	b6, Byte	e 1Fh	b7, Byte 1Fh
t	50, Бу										

### 3.6 Display RAM Loading

Four increment modes can be selected using the XINC and YINC bit of the GSADDINC command as described below:


- If bits YINC and XINC of command GSADDINC are both "Low", there is no increment of the X and Y Display RAM addresses.
- If YINC="High" and XINC="Low", then only the Y address of the Display RAM is incremented as shown is Figure 20.

#### Figure 20: Automatic Increment of Display RAM Y Address




 Conversely, if YINC="Low" and XINC="High", then only the X address of the Display RAM is incremented, Figure 21.

#### Figure 21: Automatic Increment of Display RAM X Address



• If YINC and XINC are both "High", then both the X and Y addresses of the Display RAM are incremented. If the X address reaches its limit of FFh, then only Y address will be incremented, Figure 22.

#### Figure 22: Automatic Increment Both X and Y Display RAM Addresses



It is the software designer's responsibility to keep the X and Y address pointers consistent with the selected display mode by mainly using automatic incrementation to avoid writing data in areas that are not read.

32/ <mark>96</mark>	05-Sep-2005	Draft of Rev. 1	S



## 4 Dot-Matrix Display

The STV8105 can display pictures of different resolutions with different shades or levels of gray as described below:

16 level grayscale mode:  $256 \times 72 \times 4$  bits

4 level grayscale mode:  $256 \times 72 \times 2$  bits

64 level grayscale mode 1:  $128 \times 72 \times 6$  bits


64 levels grayscale mode 2:  $256 \times 36 \times 6$  bits

Black and White, monochrome mode:  $256 \times 72 \times 1$  bit

The selected picture in Display RAM can be displayed in four different ways thanks to bits VTUR and HTUR of the command DOTMTRXDIR (command code 11h):

- bit VTUR selects the vertical display direction versus Display RAM contents, Figure 23.
- bit HTUR selects the horizontal display direction versus Display RAM contents, Figure 24. Bit HTUR applies when writing data into the Display RAM. To get effective horizontal picture mirroring after changing the HTUR bit, the picture must be re-written into Display RAM.


The display is turned on when bit DISPON of command DCTRL (10h) is set; bit DISPON is cleared by default on reset or during power-on reset.



#### Figure 23: Invert Image - Vertical Direction

47/

Figure 24: Invert Image - Horizontal Direction



The STV8105 can scan a reduced number of rows by programming the SCLN bit-field of command DOTMTRXSCAN (12h). See Section 13.2 for details regarding commands DCTRL, DOTMTRXDIR and DOTMTRXSCAN.



## 5 Clock Generation

The STV8105 has two on-chip oscillator circuits to generate the internal clock SCLK. One circuit is dedicated to an external crystal or RC network. It is also possible to source an external clock on pad CLKIN directly. A second RC oscillator is fully integrated. It does not require any external components and provides a reference clock of 4.8MHz, typ. The clock source is selected using input pads SELCLK and MSEL[0].

The internal clock SCLK is buffered and sent to output pad SCLKOUT for slave devices.

The oscillator frequency can be divided by a factor of 2<sup>N</sup>, where integer N can range from 0 to 7, by programming the SDIV bit-field of command SCLKDIV. This sets up a "prescaler" ratio of from 1/1 to 1/128; see Figure 25. For details regarding the SCLKDIV command, see Section 13.2: Command Details Ordered by Command Code.

05-Sep-2005

**/۲** 




Figure 25: Clock Generation



# 6 Master/Slave and Primary/Secondary Operation

Master/Slave operation of two STV8105s allows driving a panel of 512 columns by 72 rows with 16 levels of gray.

Master/Slave plus Primary/Secondary operation of four STV8105s (two along the top of the panel and two along the bottom, see Figure 26), allows driving 512 columns by 144 rows with 16 levels of gray.


The STV8105 sets up Primary/Secondary and Master/Slave assignments depending on the state of input pads MSEL[0] and MSEL[1] as described in Table 10.

MSEL[1]	MSEL[0]	Test Mode
L	L	Secondary Slave (SS) Interface signals from the Secondary Master are received by the Secondary Slave. The Secondary Slave operates synchronously with Secondary Master.
L	н	Secondary Master (SM) Interface signals from the Primary Master are received by the Secondary Master. A output synchronizing signal is sent to the Secondary Slave.
н	L	Primary Slave (PS) Interface signals from the Primary Master are received by the Primary Slave. The Primary Slave operates synchronously with Primary Master.
Н	Н	Primary Master (PM) Interface signals of VSYNCOUT, HSYNCOUT, SD/COUT, etc. are activated Operation of the Primary Slave and Secondary Master are synchronous with the Primary Master. Row Driver Control signals RCTRLA/RCTRLB are activated.

#### Table 10: Master/Slave Operation

Primary Master and Secondary Master operate by  $\overline{CS1}$ .

Primary Slave and Secondary Slave operate by  $\overline{CS2}$ .



#### Figure 26: Master/Slave and Primary/Secondary Operation



# 7 Brightness Adjustment

In the STV8105, a brightness (luminance) adjustment changes the current of the column drivers. The column current is a copy of a reference current which is defined by the ratio of a reference voltage on pad VREFx to the value of a precision resistor connected between pad VREFx and ground.

This reference voltage can range from 0.64 to 2.77V. Using a 20K precision resistor, for example, leads to a reference current of from 32 to 138.5 $\mu$ A. The maximum possible value of this reference current is 400 $\mu$ A; it can be set with either (VREF)/(Rfef) = (0.64V)/(0.6K) or (VREF)/(Rref) = (2.77V)/(6.925K).

The reference voltage is generated by an internal 7-bit DAC.

Input data to this DAC can come from an "initial brightness adjustment" register which is loaded by a BRIGHTx command or from data stored in an on-chip, one-time-programmable, non-volatile memory (Anti-Fuse OTP Memory). Input data to the DAC is selected with bit RSELx of command BRIGHTx. By default, the contents of OTP memory are selected as input to the DAC.

However, if the OTP memory is not already programmed, Section 11.2, the DAC will output an "undetermined" value between the minimum and the maximum possible for VREF. In this case, it is mandatory to program the DAC using the BRIGHTx command.

To support displays using "two" color pixels, the STV8105 has two independent brightness adjustments. Using bits RESLA and RSELB of commands BRIGHTA and BRIGHTB, DAC A and DAC B are loaded, respectively, with the contents of initial "brightness" registers A and B, or with the contents of two on-chip non-volatile memories A and B (Anti-Fuse OTP Memory), as shown in Figure 27.

See Section 13.2 regarding programming "brightness" register A using command BRIGHTA and "brightness" register B with command BRIGHTB.

As shown in Figure 27, the overall brightness of the display can also be adjusted by a dimmer control function - with the command DIMMERCTRL. For details regarding this function, refer to Section 9.2: Dimmer Control.

<u>ل</u>حک




Figure 27: Control of Initial Brightness Adjustments



# 8 DC/DC Step-up Converter with VF Detection

# 8.1 General Description

The STV8105 contains a DC/DC converter controller capable of driving an external, 150mA, switching power MOS transistor with 90% efficiency. With just few external components a step-up converter can be realized capable of generating up to 25V from a 3 to 12V battery. The switching frequency can be set in the range of 150 to 300KHz which allows reducing inductor size. Normal protections such as under voltage lock-out (UVLO), detection against open loop operation and current overload are also included.

In general, a step-up converter design based on the DC/DC power controller of the STV8105 is capable of:

- operating from a 3 to 12V battery
- operating from a gate buffer supply (VDC) of 3 to 10V
- producing an adjustable output,  $V_H$ , ranging from 6 to 25V
- sourcing up to 150mA at 18V
- requiring only 10µA in standby
- operating at efficiencies of up to 90%
- operating at switching frequencies of 100, 200, 250 and 300KHz
- protecting against overload, under voltage or open loop conditions

A block diagram of the converter is shown in Figure 28. The output of the converter is  $V_H$ . This output can be used to supply the row drivers with VROW1/VROW2 and the column drivers with VPP1/VPP2 and VCOL1/VCOL2.

The VF detection feature of the DC/DC controller monitors the voltage on column outputs C1 and C256 during constant current drive and stores an average of the two voltages on a capacitor connected to pad VF, see  $C_{VF}$  in Figure 28. This "detected" voltage is sampled and used by the control block in determining V<sub>H</sub>. In addition, the VFOP bit-field of command VFDETVAL can be used to program a 3-bit DAC to output an adjustment to V<sub>H</sub> according to

$$V_{\rm H} = VF + V_{\rm FOP}$$

where  $V_{FOP}$  can range from 1.5 to 3.5V and one LSB = 286mV.

**لرك**ا




Figure 28: DC/DC Step-up Converter - Block Diagram

Output V<sub>H</sub> is "clamped" to V<sub>H</sub> Max. which equals a constant × VBG at the time of VF detection. If V<sub>H</sub> Max. is exceeded, then pad RCTRLB is pulled "High" to VDD by the STV8105 indicating a voltage fault.

# 8.2 Detailed Description

The converter combines the advantages of two control schemes, pulse width modulation (PWM) or constant switching frequency mode and pulse frequency modulation (PFM) also called constant  $t_{ON}$  mode, which together provide high efficiency over a wide range of output load current. Selection between the two modes is done with pad TON/F.

Output V<sub>H</sub> can be adjusted from 6 to 25 V by means of two independent closed loops; one is through the VSENSE pad, the other through VHSENSE. The VSENSE-loop is enabled during power-on where V<sub>H</sub> increases in proportion to the ramp-up characteristics of an internal bandgap source. The VHSENSE-loop is enabled when V<sub>H</sub> is determined to have reached steady-state. Here, V<sub>H</sub> tracks the voltage present on pad VF.



The DC/DC power controller also includes several protections designed to prevent damage to the STV8105 or external components. Under voltage lock-out (UVLO) shuts the gate drive buffer down if VDC becomes too low. The power-off threshold is 2.54V; the power-on threshold, 2.77V. VDC is internally filtered by the STV8105 so that the power controller does not react to glitches that might be present on this supply.

Over current protection on pad ISENSE senses the source current of the external switching MOS transistor and disables the gate drive buffer if this current exceeds 250mV/R<sub>SENSE</sub>. If this condition persists for 16 "internal" cycles, the buffer remains off until either VDC is removed or a reset such as pad RST going "Low" occurs.

Detection of an open-loop condition, either on VSENSE or VHSENSE, causes the STV8105 to also shut down the gate drive buffer. If an open-loop condition occurs with VHSENSE, then  $V_H$  rises to a value fixed by the external feedback resistor divider.

#### 8.2.1 PWM Mode


When pad TON/ $\overline{F}$  is connected "Low" to GND, the DC/DC converter operates in PWM or constant switching frequency mode.

The PWM circuit consists of a fixed frequency sawtooth generator, an error amplifier and a PWM comparator. The frequency of the generator can range from 150 to 300KHz. The default is 150KHz; the other values are programmed, see Section 13.2, with field FDCDC of command DCDCCTRL. Referring to Figure 29, the error amplifier is a transconductance operational amplifier (OTA) that compares an internal bandgap voltage with the voltage on pad VSENSE. The output of the OTA, pad VCOMP, is available for frequency compensation. The feedback signal on VSENSE is obtained using an external resister divider across the converter output V<sub>H</sub>.

The output of the error amplifier, VCOMP, is compared with the sawtooth waveform. If it is greater, the external switching MOS transistor is kept ON. If it is less, the MOS transistor is switched OFF.

Suppose V<sub>H</sub> exceeds its steady state value by a small amount, then the output of the error amplifier goes "Low" causing the duty cycle to decrease. As a consequence V<sub>H</sub> decreases. Thus the feedback is negative and can maintain V<sub>H</sub> at its desired value.

**ل ج**ک





#### 8.2.2 PFM Mode


When pad TON/ $\overline{F}$  is connected "High" to VDD, the DC/DC converter operates in PFM or constant t<sub>ON</sub> mode.

Referring to Figure 30, the PFM circuit consists of a  $t_{ON}/t_{OFF}$  oscillator that can be locked in the  $t_{OFF}$  state by the output of the VSENSE error amplifier. During  $t_{ON}$  the external MOS transistor is kept ON. It is switched OFF when a current limit or a  $t_{OFF}$  period occurs.

If output V<sub>H</sub> becomes less than its steady state value, the output of the error amplifier remains "High" and a  $t_{ON}/t_{OFF}$  period starts. The external MOS transistor is switched ON and OFF, repeatedly, until V<sub>H</sub> exceeds the steady state value. Then the output of the error amp goes "Low", and the clock is disabled. If a current limit is detected during a  $t_{ON}$  period, the oscillator is locked OFF until a another  $t_{ON}$  occurs. In this way, the switching frequency is varied until regulation is obtained.



In PFM mode the switching frequency scales roughly in proportion to the load current. Thus, this mode of operation enables high efficiency with light loads and is ideal to control the converter in standby mode. The PFM control technique does not need any frequency compensation. It is inherently stable.



#### Figure 30: PFM or Constant toN Mode

#### 8.3 Compensation Network

The LC output filter in Figure 28 has a two-pole transfer function. So to guarantee stability in PWM mode, it is necessary to frequency compensate the closed loop response of the converter.

The error amplifier plays a fundamental role in regulating the loop of the converter. This amplifier is an operational transconductance amplifier (OTA). Since the output of an OTA is high impedance, it is easy to compensate the converter by connecting an RC network between this node and ground. Thus the output of the OTA is bought out to a pad, VCOMP, where an external RC can be connected between it and ground, GND. See  $R_C$  and  $C_C$  in Figure 31 below.

The external RC introduces a dominant low-frequency pole in the response of the control loop. It also introduces a zero that can be placed to cancel the pole of the LC output filter.

Operation in PFM mode does not require frequency compensation.




Figure 31: DC/DC Converter - Application Circuit

## 8.4 Soft Start

Soft start is an essential feature for correct power-up of the DC/DC converter without overstressing the external switching MOS transistor. Soft start operates during start up of the converter when bit DCDCON of command DCDCCTRL becomes "1". The soft start function is realized with the same capacitor,  $C_C$ , that is used for frequency compensation. The soft start ramp-up time can be calculated by simply taking into account the output sourcing current of the OTA which is 40µA in PWM mode and 8µA in PFM.

During power-up, the external MOS transistor starts switching with a duty cycle that gradually increases at the same rate as the voltage on pad VCOMP. In PFM mode, pad VCOMP is used only for soft start, and the voltage on this pad ramps-up to VDD.



# 8.5 Peak Current Detection

The drain-source voltage of the external switching MOS transistor is sensed by  $R_{SENSE}$ , Figure 31, and as soon as a comparator detects that this voltage has exceeded 250 mV, the gate drive of the external MOS transistor is switched OFF.

When the comparator senses an over-current condition, a flip-flop is set, and the external MOS transistor is switched OFF. The flip-flop remains set while the over-current condition persists. If this condition persists for 16 continuous "internal" cycles, a master latch turns the DC/DC converter off, and the converter can not be restarted with DCDCON.DCDCCTRL = "1" until after a new power-up or hardware reset ( $\overline{RST} = "0"$ ) is issued.

An internal low-pass filter in series with pad ISENSE with an inherent delay of 500ns rejects voltage glitches caused by the external switching MOS transistor during its operation.

Refer to Section 13.2: Command Details Ordered by Command Code for details regarding registers DCDCCTRL and VFDETVAL which control operation of the DC/DC converter.

05-Sep-2005

**لرك**ا

# 9 Column Drivers

The column drivers of STV8105 are described in Figure 32.

Together, the column driver outputs C1 to C256 can be connected to three different sources or placed in Hi-Z. The three different source types are: a constant current supplied on pads  $VPP_X$ , a constant voltage supplied on pads  $VCOL_X$ , or switched to GNDL.

Supply pads VPP1 and VCOL1 are for the odd numbered outputs.

Supply pads VPP2 and VCOL2 are for the even numbered outputs.

The GNDL pad is common to all columns pads.

A dedicated command register (COLCTRL 1Ah) provides 4 control bits to override the column output signals:

- the CLLM bit, when set to "1" (with CLLZ = "0"), forces all column outputs to VCOL1 and VCOL2. It overrides all other column commands. The inactive default value is "0".
- bit CLLZ, when set, forces all column outputs in Hi-Z state and overrides all other commands. Inactive default value is "0".
- bit HSLZ, when set, forces output HSYNCOUT to Hi-Z. HSYNCOUT is grounded to pad GNDL when HSLZ is "0", the inactive default value.
- bit OFLZ, when set (with CLLM and CLLZ = "0" and after the PWM current sourcing period), forces all column outputs to Hi-Z, otherwise the outputs are grounded to GNDL when OFLZ is "0", the inactive default value.

# 9.1 Color Selection Modes

The STV8105 can drive dual or "two" color displays: one color appears on the odd columns, the other on even columns. Supplies VPPx and VCOLx as well as the column current generators can be set to different levels to fit the driving characteristics of the two colors. Two reference currents are defined by the selected "brightness" DAC (DAC A or DAC B) and by two precision resistors connected on pads VREF1 and VREF2. These resistors can have the same or different values. The dual current reference mode is selected by pulling pad CMODE "High" to VDD.

Note:

- In the dual color mode, the same dimmer control applies to the two colors.
- When using the 64 level gray scale modes (resolutions of 128 × 72 and 256 × 36), the dual mode cannot be used, supplies VPP1 and VPP2 as well as VCOL1 and VCOL2 must be connected together, and only DAC A (VREF1) can be used.
- When pad CMODE is pulled "Low" to GND, only one current reference is used. It is defined by the resistor on pad VREF1 and controlled by DAC A along with the dimmer command. See Figure 32.






Figure 32: Column Drivers

Bit HTUR of the command DOTMTRXDIR can be used to reverse the horizontal display direction versus column pinout. Note that the picture must be reloaded because HTUR can only change the Display RAM write direction. Refer to Section 13.2 for details.

## 9.2 Dimmer Control

The brightness of the whole display panel can be changed with the DIMM bit-field of command DIMMERCTRL. DIMM selects what fraction of  $I_{ref}$  to use in establishing the column output current  $I_{COUT}$  which is given by

I<sub>COUT</sub> = Iref × fract[DIMM]

where fract[DIMM] is a fraction depending on the value of field DIMM according to Table 11 below. For more info on command DIMMERCTRL see Section 13.2.

DIMM.DIMMERCTRL	fract[DIMM]	Ratio of Iref [%]
b4 b3 b2 b1 b0		
0 0000	1/16	6.25
0 0001	2/16	12.5
0 0011	4/16	25
0 0111	8/16	50
0 1011	12/16	75
0 1111	16/16	100
1 0011	20/16	125
1 0111	24/16	150
1 1011	28/16	175
1 1111	32/16	200


Table	11:	Dimmer	command
IGNIC		Diminio	oominana

Note: Note: A "Dimmer" adjustment is performed synchronous with VSYNC when bit DISPON of register DCTRL is "1". Otherwise, when DISPON.DCTRL is "0", this adjustment is performed immediately after the command DIMMERCTRL is issued.

# 9.3 Drive Control

The STV8105 outputs a constant current on each column pad depending on the "Brightness" and "Dimmer" levels selected by the user. During the row period, the column current is PWM modulated according to the gray scale value of each pixel. A row (or scan line) period is divided into an OLED Setup Period for reset and precharge followed by a Drive Period (constant current gradation display).





#### Figure 33: Setup and Drive Periods

#### 9.4 Setup Period

The Setup Period is composed of four programmable sub-periods. Each sub-period is programmed using a corresponding OELPERIOD1, 2, 3 or 4 (1Bh, 1Ch, 1Dh or 1Eh) command.

The duration of each sub-period can be programmed to be 1 to 64 SCLK clock periods long using the ExCL bit-field of the corresponding OELPERIODx command, x = 1, 2, 3 or 4. This leads to a total Setup Period of between 4 and 256 SCLK clock periods as shown in Figure 34.

The column output signal of a column pad can be programmed independently during the four subperiods using the ExST bit-field of the corresponding OELPERIODx command, x = 1, 2, 3 or 4, as explained below. The selected column driver output can:

- 1. source a constant current determined by the brightness and dimmer adjustments, Figure 32,
- 2. be forced to VCOLx,
- 3. be pulled down to ground GNDL or
- 4. be placed in a Hi-Z state.

If the pixel value to be displayed is 00h (i.e., black), then independent of whether the selected column output is programmed to be at VPPx, VCOLx or in Hi-Z during the setup period, the column output is pulled down to ground GNDL during the whole of the setup period and during the whole of the drive period as well.

Note: before the first setup period, 1 SCLK clock period is inserted in a row period sequence. During this time, the output HSYNCOUT can be pulled to ground GNDL or put in Hi-Z using bit OFLZ of the command COLCTRL (1Ah).

**ل ج**ک




Figure 34: Setup Period Timing

## 9.5 Drive Period

The active duration of a row period (or scan line period) is named the drive period. The drive period is 256 SCLK clock periods long.

During the drive period, the column drivers are sourcing constant current defined by the brightness and dimmer levels selected by the user. The time the column current is sourced is proportional to the gray scale level of the pixel to be displayed, leading to a PWM modulation. This "sourcing" time can have 256 different values. After the "sourcing" time elapses, column current is turned off, and the column pad is switched to ground GNDL until the next setup period.

The STV8105 has a 30 byte look-up table to define the current sourcing duration of the drive sequence.

52/96 05-Sep-2005



There are 15 bytes dedicated to the odd columns and 15 bytes dedicated to the even columns. They can be loaded thanks to dedicated ODDx and EVENx commands (command codes 2Dh to 1Fh and 3Ch to 2Eh).

Separate ODDx and EVENx lookup tables can be used in case of "two" color modes. For a given level of gray, the odd and even bytes can be loaded with different values to fit each color brightness response. The STV8105 uses ODD and EVEN (or ODD only) lookup tables depending on the input level at pad CMODE. When CMODE is "High", the ODD lookup table applies to the odd columns, and the EVEN lookup table applies to the even columns. When CMODE is "Low", only the ODDx lookup table is used for both even and odd columns.

For some gray scale modes the lookup tables are not user accessible; see next sections. For details regarding the ODDx and EVENx commands, refer to Section 13.2: Command Details Ordered by Command Code.

05-Sep-2005

<u>ل</u>حک

# 9.5.1 16 Level Gray Scale Mode

In this mode the gray level of each pixel is defined by a 4-bit value stored in the Display RAM, leading to 16 levels of gray.




Figure 35: 16 Level Gray Scale Mode - Drive Timing

This mode uses the ODDx and EVENx, or ODDx only, lookup tables to define the column current sourcing time. There are 15 bytes corresponding to the 15 different, possible values of pixel data in Display RAM. When the pixel value is 0h, the column current source is off (to GNDL) for the entire drive period.

Each byte of the lookup table holds a value between 0 to 256 (00h to FFh). This value corresponds to the number of elementary SCLK clock periods. Each byte of the lookup table is loaded using the corresponding ODDx or EVENx command. These bytes must be loaded during the power-on/reset sequence.

54/ <mark>96</mark>	05-Sep-2005
0-1/00	00 000 2000



#### 9.5.2 4 Level Gray Scale Mode

In this mode the gray level of each pixel is defined by a 2-bit value stored in the Display RAM, leading to 4 levels of gray.




Figure 36: 4 Level Gray Scale Mode - Drive Timing

Because only 4 gray levels are used in this mode, only 3 or 6 from among the 15 or 30 lookup tables are needed:

ODD3, ODD2, ODD1 and EVEN3, EVEN2, EVEN1 when pad CMODE is "High" and ODD3, ODD2, ODD1 when CMODE is "Low".

The lookup table bytes must be loaded during the power-on/reset sequence.

# 9.5.3 64 Level Gray Scale Mode




Figure 37: 64 Level Gray Scale Mode - Drive Timing

In this mode the lookup table is not user programmable. It is shown below in Table 12 which lists the number of SCLK clock pulses generated for each of the 64 possible values of a 6-bit pixel.



#### Table 12: Lookup Table for 64 Level Gray Scale Mode

Pixel value	Lookup byte
binary	number of SCLK pulses
11 1111	256
11 1110	240
11 1101	224
11 1100	208
11 1011	200
11 1010	192
11 1001	184
11 1000	176
11 0111	168
11 0110	160
11 0101	152
11 0100	144
10 0011	136
11 0010	128
11 0001	120
11 0000	112
10 1111	108
10 1110	104
10 1101	100
10 1100	96
10 1011	92
10 1010	88
10 1001	84
10 1000	80
10 0111	76
10 0110	72
10 0101	68
10 0100	64
10 0011	60
10 0010	56
10 0001	52
10 0000	48
01 1111	46


Pixel value	Lookup byte
binary	number of SCLK pulses
01 1110	44
01 1101	42
01 1100	40
01 1011	38
01 1010	36
01 1001	34
01 1000	32
01 0111	30
01 0110	28
01 0101	26
01 0100	24
01 0011	22
01 0010	20
01 0001	18
01 0000	16
00 1111	15
00 1110	14
00 1101	13
00 1100	12
00 1011	11
00 1010	10
00 1001	9
00 1000	8
00 0111	7
00 0110	6
00 0101	5
00 0100	4
00 0011	3
00 0010	2
00 0001	1
00 0000	0

Note: odd and even columns have the same value, so there is NO "two" color mode in the 64 level gray scale modes.

57

#### 9.5.4 Monochrome Mode

In this mode a pixel is ON or OFF depending on the value of the bit in Display RAM. The column current sourcing time is 0 when the pixel is OFF. It is equal, in terms of SCLK clock pulses, to the value of the byte loaded by the corresponding ODD1 or EVEN1 command (CMODE "High") or by the ODD1 command (CMODE "Low") when the pixel is ON. The lookup table byte(s) must be loaded during the power-on/reset sequence.








# **10 Row Driver Control**

#### 10.1 Row Drivers

The row driver of STV8105 is the 2-transistor structure shown below in Figure 39.

When activated, the row output pad is switched to GNDL. When not active, the row output pad is pulled-up to the voltage supplied on pads VROW1 and VROW2. The  $R_{ON}$  of the MOS transistor to GNDL is 10 ohms, max.



Bit VTUR of command DOTMTRXDIR can be used to select the vertical display direction versus Display RAM contents. Refer to Section 13.2 for details.

The ROWDRVSEL command allows selecting the scanning direction as well as whether single or dual scanning mode is used.

## 10.2 Row Driver Scanning Modes


#### 10.2.1 Single Scanning Mode

The single scanning mode is selected when the RMODE bit-field of command ROWDRVSEL is programmed to "10b".

In single scanning mode when the RDIR bit of command ROWDRVSEL is "0", the Row Drivers are scanned in increasing order from R1 to R72.

When RDIR.ROWDRVSEL is "1", the rows are scanned in reverse order starting from R72.

Figure 40: Single Scanning



#### 10.2.2 Dual Scanning Mode

The dual scanning mode is selected when the RMODE bit-field of command ROWDRVSEL is programmed to "11b".

In dual scanning mode the odd and even row driver scans are simultaneous.

A maximum of 36 lines can be scanned at once, and the 2 row pads can sink with an effective  ${\sf R}_{\sf ON}$  of 5 ohms, max.

The scanning direction is changed, again, with bit RDIR of command ROWDRVSEL.






Figure 41: Dual Scanning

57

# **11 OTP Memory**

# 11.1 Introduction

The OTP (One Time Programmable) Memory consists of a Volatile Memory (VM) made of an array of flipflops and a Non-Volatile Memory (NVM) made of an array of anti-fuses. Every time the STV8105 is poweredon or exits from reset, the OTP is automatically initialized. The NVM is powered on. Calibration and configuration parameters that are already stored in the NVM are read and latched into VM, then the NVM is powered off to avoid extra current consumption.

# 11.2 OTP Memory Programming

In order to store the calibration and configuration parameters permanently, the contents of VM has to be transferred to the NVM.

Below are details of the commands that allow permanently storing calibration and configuration data into the NVM.

Comman	Function	Addr			Default						
d	Tunction	Audi	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Delault
SHORT	VPRG internally shorted to GNDL, ON/OFF	F3	0	0	0	0	0	0	0	SHORT ON	01h
PRGOTP	OTP Programming	F5	0	0	0	0	0	0	0	1	-
СКММ	if SEAL bit = "1", SW Reset, else NOP	F7		-	-	-	-	-	-	-	-

First of all, care has to be taken when the programming voltage is applied to pad VPRG. Before powering-up VPRG, the internal switch between VPRG and ground (GND) has to be opened by making sure bit SHORTON of command SHORT is "0".

The OTP programming procedure is activated with the PRGOTP command. This procedure, which last about 50ms, autonomously involves blowing the anti-fuses. This procedure also terminates autonomously.

With the CKMM command it is possible to check if OTP memory has been correctly programmed. When CKMM is executed, the STV8105 checks the state of an internal "SEAL" bit. If this bit is "1", meaning the OTP memory has been correctly programmed, the STV8105 gets reset. If the "SEAL" bit is not "1", the CKMM command is ignored.

The recommended conditions for "blowing" and achieving a reliable short circuit of the anti-fuses are:

- Minimum programming current I<sub>PRG</sub> > 250mA
- Programming voltage  $V_{PRG}$  = 16V, accepted range 14V <  $V_{PRG}$  < 18V
- Time to program all cells Twr > 50 ms



# 11.3 A Short Routine for Programming the OTP

Below, a short routine that can be used to program and check the OTP memory of the STV8105.

	# Power on VDD.
01h	<pre># Issue BRIGHTA command, initial brightness "A" adjustment.</pre>
00h to 7Fh	# Set desired default value for brightness "A".
02h	<pre># Issue BRIGHTB command, initial brightness "B" adjustment.</pre>
00h to 7Fh	# Set desired default value for brightness "B".
F3h	# Issue SHORT command
00h	# with Bit0 of next word, SHORTON, equal to "0",
	# i.e. short is off.
	# Now power on VPRG.
F5h	# Issue PRGOTP command
01h	# with Bit0 of next word equal to "1".
	# Wait 50ms.
	# Power down VPRG.
F2h	# Issue SOFTRST command, i.e. issue a software reset.
	# Power on OLED display supplies VPP1, VPP2, VCOL1,etc.
10h	# Issue DCTRL, the dot-matrix display control command,
03h	# with all pixels ON.
F7h	# Issue the CKMM command to check OTP programming. If
	# display goes blank, i.e. OFF, then OTP has been
	# programmed correctly.

57

# **12 STV8105 Configurations**

# 12.1 Reset Configuration

When pad  $\overline{RST}$  is brought "Low", the state of the STV8105 is as follows:

- oscillator OFF
- DC/DC Converter OFF
- Column drivers at GNDL
- internal Row drivers at GNDL
- external IC controls SCLKOUT, VSYNCOUT, HSYNCOUT, RCTRLA, RCTRLB and ROWDATA are at GND
- all Registers are loaded with their default values (see Table 13)

After  $\overline{\text{RST}}$  is released, i.e. brought "High", or after completion of a software reset, which is considered to be 200ns max after sending or issuing the command SOFTRST, the state of the STV8105 becomes:

- oscillator ON
- DC/DC Converter remains OFF but waiting for a command
- Column drivers at GNDL but also waiting for a command
- internal Row drivers at GNDL (waiting for a command)
- External Driver Control: SCLKOUT = SCLK Clock output
- external IC controls VSYNCOUT, HSYNCOUT, RCTRLA, RCTRLB and ROWDATA are at GND
- all Registers are at their default values (waiting for a command)

SOFTRST is a one byte command and is the only command that can perform a reset of the STV8105.

## 12.2 Sleep Configuration

The STV8105 can be placed into a sleep mode with command SLEEP (command code F1h). However, the STV8105 is forced out of sleep mode if either command DCDCCTRL (03h) or DCTRL (10h) is sent, irrespective of the data value that follows their command codes.

When placed IN sleep mode, the state of the STV8105 is as follows:

- oscillator ON
- DC/DC Converter OFF
- Column drivers at GNDL
- internal Row drivers at GNDL
- all analog circuits powered by VDD are OFF
- all registers as well as the SRAM retain their status
- bus interface active



# **13 Command and Control Registers**

The STV8105 has a set of registers to command and control the display system. They are accessed via the interfaces described in Chapter 2: Bus Interfaces.

The following rules are used in this datasheet to describe bit, bit-fields and registers:

- ROWDRVSEL is the name of a register,
- RDIR.ROWDRVSEL is the RDIR bit of register ROWDRVSEL,
- RMODE.ROWDRVSEL is the RMODE bit-field of register ROWDRVSEL.

Unused bits are read as 0 and must be written as 0.

Dummy or irrelevant bits are noted "D"; their value when read is undefined, they must be written with 0 for future compatibility.

<u>ل</u>رکم

# 13.1 List of Commands Ordered by Command Code

 Table 13: Register List Ordered by Increasing Command Code

Register name	Comd code & access	Reset	b7	b6	b5	b4	b3	b2	b1	b0	Comments		
SCLKDIV	00h - W	00h	0	0	0	0	0		SDIV	•	SCLK clock divide ratio		
BRIGHTA	01h - W	00h	RSELA				FDCA				Initial Brightness adj. A		
BRIGHTB	02h - W	00h	RSELB				FDCB				Initial Brightness adj. B		
DCDCCTRL	03h - W	00h	-	-	-	-	FDO	CDC		DCDC ON	DC/DC Converter Control		
RESERVED	04h				•					•	Do not use, reserved		
RESERVED	05h										Do not use, reserved		
VFDETVAL	06h - W	00h	-	-	-	-			VFOP		Selection of voltage to add to VF to produce VH		
RESERVED	07h				•						Do not use, reserved		
											Do not use, reserved		
RESERVED	09h										Do not use, reserved		
DCTRL	10h - W	00h	-	-	-			DINV	DALI	DISP ON	Dot-Matrix Display Control		
DOTMTRXDIR	11h - W	00h	-	-	DU	мм		-	VTUR	HTUR	Dot-Matrix Direction select		
DOTMTRXSC AN	12h - W	47h	-				SCLN			Dot-Matrix Scanning Line			
RAMXSTART	13h - W	00h	х	Х	x	x	х	х	х	х	Display RAM X Start Address		
RAMYSTART	14h - W	00h	х	х	x	x	х	х	х	х	Display RAM Y Start Address		
GSADDINC	15h - W	00h		GSM	IODE	DE -		-	YINC	XINC	Gray scale and Increment Mode Set		
DIMMERCTRL	16h - W	0Fh		-	-			DIMM		•	Dimmer Control		
ROWDRVSEL	17h - W	02h	-	•	-	RDIR	-	-	RM	ODE	Row Driver Mode Select		
RESERVED	18h				•			•			Do not use, reserved		
RESERVED	19h										Do not use, reserved		
COLCTRL	1Ah - W	00h	-	-	-	-	CLLM	CLLZ	HSLZ	OFLZ	Column Output Control		
OELPERIOD1	1Bh - W	0Fh	E1	ST			E1	CL		•	Setup Period 1		
OELPERIOD2	1Ch - W	00h	E1	ST			E1	CL			Setup Period 2		
OELPERIOD3	1Dh - W	00h	E2	ST			E2	2CL			Setup Period 3		
OELPERIOD4	1Eh - W	00h	E3	ST			E3	SCL			Setup Period 4		
ODD15	1Fh - W	FFh			•	OE	DFT				Odd 15 Level of Grayscale		
ODD14	20h - W	AFh				O	DET				Odd 14 Level of Grayscale		
ODD13	21h - W	79h				OE	DT				Odd 13 Level of Grayscale		
ODD12	22h - W	53h				OE	СТ				Odd 12 Level of Grayscale		
ODD11	23h - W	39h				O	BT				Odd 11 Level of Grayscale		
ODD10	24h - W	27h				O	DAT				Odd 10 Level of Grayscale		
ODD9	25h - W	1Ah				O	09T				Odd 9 Level of Grayscale		
ODD8	26h - W	12h				O	08T				Odd 8 Level of Grayscale		

66/<mark>96</mark>



Register name	Comd code & access	Reset	b7	b6	b5	b4	b3	b2	b1	b0	Comments			
ODD7	27h - W	0Ch		-	Odd 7 Level of Grayscale									
ODD6	28h - W	08h			Odd 6 Level of Grayscale									
ODD5	29h - W	05h				O	05T				Odd 5 Level of Grayscale			
ODD4	2Ah - W	03h				O	04T				Odd 4 Level of Grayscale			
ODD3	2Bh - W	02h				O	03T				Odd 3 Level of Grayscale			
ODD2	2Ch - W	01h				O	02T				Odd 2 Level of Grayscale			
ODD1	2Dh - W	00h				OE	01T				Odd 1 Level of Grayscale			
EVEN15	2Eh - W	FFh				E١	′FT				Even 15 Level of Grayscale			
EVEN14	2Fh - W	AFh				E٧	ΈT				Even 14 Level of Grayscale			
EVEN13	30h - W	79h				EV	DT				Even 13 Level of Grayscale			
EVEN12	31h - W	53h				EV	ст				Even 12 Level of Grayscale			
EVEN11	32h - W	39h				E٧	′ВТ				Even 11 Level of Grayscale			
EVEN10	33h - W	27h				E١	/AT				Even 10 Level of Grayscale			
EVEN9	34h - W	1Ah				E١	/9T				Even 9 Level of Grayscale			
EVEN8	35h - W	12h			Even 8 Level of Grayscale									
EVEN7	36h - W	0Ch				E١	/7T				Even 7 Level of Grayscale			
EVEN6	37h - W	08h				E١	/6T				Even 6 Level of Grayscale			
EVEN5	38h - W	05h				E١	/5T				Even 5 Level of Grayscale			
EVEN4	39h - W	03h				E١	/4T				Even 4 Level of Grayscale			
EVEN3	3Ah - W	02h				E١	/3T		Even 3 Level of Grayscale					
EVEN2	3Bh - W	01h				E/	/2T				Even 2 Level of Grayscale			
EVEN1	3Ch - W	00h				E١	/1T				Even 1 Level of Grayscale			
RESERVED	3Dh										Do not use, reserved			
											Do not use, reserved			
RESERVED	F0h										Do not use, reserved			
SLEEP	F1h - W	00h	•	SLEEP					Software Sleep IN/OUT					
SOFTRST	F2h - W		-	· · · · · · · · ·					Software reset					
SHRT	F3h				OTP programming									
RESERVED	F4h										Do not use, reserved			
PRGOTP	F5h										OTP programming			
RESERVED	F6h				Do not use, reserved				Do not use, reserved					
СКММ	F8h										OTP programming			
RESERVED	F8h										Do not use, reserved			
RESERVED											Do not use, reserved			
RESERVED	FFh										Do not use, reserved			

Note: For information about commands F3h, F5h and F7h, see Section 11.2: OTP Memory Programming.

# 13.2 Command Details Ordered by Command Code

## SCLKDIV - W - SCLK Clock Divider Ratio Select

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code											C	Data			
	00h							0	0	0	0	0		SDIV	

Bit/Field Name	Reset	Function
SDIV	000Ь	SCLK clock divider ratio selection 000b = 1/1 001b = 1/2 010b = 1/4 011b = 1/8 100b = 1/16 101b = 1/32 110b = 1/64 111b = 1/128

#### BRIGHTA - W - Initial Brightness Adjustment A

## Default value: 00h

Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Command code										C	Data			
	01h							RSELA				FDC/	4		

Bit/Field Name	Reset	Function
FDCA	000 0000b (00h)	00h to 7Fh: data to be stored in initial adjustment Register A
RSELA		Selection of input data for A adjustment D/A converter - either OTP Memory A or Register A 0 =anti-fuse OTP Memory A, default 1 = initial adjustment Register A

## BRIGHTB - W - Initial Brightness Adjustment B

#### Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Command code								Data						
	02h							RSELB				FDCE	3		

Bit/Field Name	Reset	Function
FDCB	000 0000b (00h)	00h to 7Fh: data to be stored in initial adjustment Register B



Bit/Field Name	Reset	Function
RSELB		Selection of input data for B adjustment D/A converter - either OTP Memory B or Register B 0 =anti-fuse OTP Memory B, default 1 = initial adjustment Register B

#### Default value: 00h DCDCCTRL - W - DC/DC Step-up Converter Control

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code								Data							
03h							0	0	0	0	FDC	CDC	VRSL	DCDCON	

Bit/Field Name	Reset	Function
DCDCON	0	DC/DC converter enable 0 = disabled (default) 1 = enabled
VRSL	0	DC/DC converter control loop tracking selection 0 = tracking with VF voltage (default) 1 =tracking with internal bandgap voltage, V <sub>BG</sub> (see Figure 28)
FDCDC	00b	DC/DC converter operating frequency in PWM mode 00b = 150KHz (default) 01b = 200KHz 10b = 250KHz 11b = 300KHz

#### VFDETVAL - W - Selection of Voltage to Add as Adjustment to VH Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Command code								Data							
	06h								0	0	0	0		VFOP		

Bit/Field Name	Reset	Function
VFOP	000b	Selection of voltage to add to pad VF to produce VH, the output of DC/DC converter. In general, VH = VF + $V_{FOP}$ where according to field VFOP, $V_{FOP}$ is: 000b = 1.5V 001b = 1.786V 010b = 2.072V  110b = 3.214V 111b = 3.5V Note: 1LSB of field VFOP is approximately 286mV.

57

#### DCTRL - W - Dot-Matrix Display Control

#### Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code								Data							
	10h							0	0	0	0	0	DINV	DALI	DISP ON

Bit/Field Name	Reset	Function
DISPON	0	Dot-Matrix display ON/OFF 0 = Display OFF, DC/DC is ON or OFF according to bit DCDCON of register DCDCCTRL, Column and Row outputs are set to GNDL, Scanning is OFF 1 = Display ON
DALI	0	Dot-Matrix all points or pixel lights ON/OFF (applies with bit DISPON = 1) 0 = all pixel lights OFF (command disabled) 1 = all pixel lights ON
DINV	0	<ul> <li>"Reversal" of Dot-Matrix display contents</li> <li>0 = display contents not "reversed" (command disabled)</li> <li>1 = display contents "reversed" (reversal operation is applied on data in Display RAM which is in read mode</li> </ul>

#### DOTMTRXDIR - W - Dot-Matrix Display Direction

#### Default value: 00h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code			Da	ata			
11h	0	0	DUMM	0	0	VTUR	HTUR

Bit/Field Name	Reset	Function
HTUR	0	Invert image in horizontal direction (inversion is performed at the time of writing data) 0 = image inversion OFF 1 = image inversion ON (see Figure 24)
VTUR	0	Invert image in vertical direction 0 = image inversion OFF 1 = image inversion ON (see Figure 23)
DUMM	00b	Number of Dummy Lines to precede Scan line 00b = one dummy line to precede scan line 01b = two dummy lines to precede scan line 10b = four dummy lines "" 11b = eight dummy lines ""

#### DOTMTRXSCAN - W - Dot-Matrix Scan Line Select

#### Default value: 47h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code								Data							
12h						0				SCLN					



Default value: 00h

Bit/Field Name	Reset	Function
SCLN	1000111 (47h)	Scan line select 000 0000b = Line 1 selected as Scan line 000 0001b = Line 2 selected as Scan line  100 0110b = Line 71 selected as Scan line 100 0111b = Line 72 selected as Scan line (default) 100 1000b = Do not use  111 1110b = Do not use) 111 1111b = Do not use

#### RAMXSTART - W - Display RAM X Starting Address

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Command code Data Х Х Х Х Х Х Х Х 13h

Data	Reset	Function
00h to FFh	00h	Display RAM X Address starting value

RAMYSTART - W - Display RAM Y Starting AddressDefault value: 00hBit 15Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0

Command code	Data								
14h	Х	Х	Х	Х	Х	Х	Х	Х	

Data	Reset	Function
00h to FFh	00h	Display RAM Y Address starting value

#### GSADDINC - W - Grayscale Mode Sel. and Disp. RAM Addr. Increment Default value: 00h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

Command code	Data						
15h	GSMODE	0	0	YINC	XINC		

Bit/Field Name	Reset	Function
XINC		Automatic increment of display RAM X address 0 = increment OFF 1 = increment ON

57

Bit/Field Name	Reset	Function	Function						
YINC	0	Automatic increment of display RAM Y address 0 = increment OFF 1 = increment ON							
GSMODE	0000b	Gray scale mode selection 0000b = 16 gray scale mode 0001b = do not use 0010b = 4 gray scale mode, picture 1 0011b = 4 gray scale mode, picture 2 0100b = 64 gray scale mode 1 0101b = 64 gray scale mode 2 0110b = do not use 0111b = do not use 1000b = monochrome mode, picture 1 1001b = monochrome mode, picture 3 1011b = monochrome mode, picture 4 1100b = do not use 1101b = do not use 1101b = do not use 1110b = do not use 1111b = do not use							
DIMME	RCTRL	- W - Dimmer Control	Default value: 0Fh						

# DIMMERCTRL - W - Dimmer Control

# Default value: 0Fh

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code						Data									
16h							0	0	0			DIMM	1		

Bit/Field Name	Reset	Function
DIMM	0 1111 (0Fh)	Dimmer select, i.e. fraction of reference current to mirror as output current for each column. In general, $I_{COUTn} = Irefn \times fract[DIMM]$ where n = 1 or 2 and fract[DIMM] is related to the value of field DIMM as follows:
	<	$\begin{array}{l} 0 \ 0000b = 1/16 \\ 0 \ 0001b = 2/16 \\ 0 \ 0010b = 3/16 \\ \dots \\ 0 \ 1111b = 16/16 \ (default) \\ 1 \ 0000b = 17/16 \\ \dots \\ 1 \ 1101b = 30/16 \\ 1 \ 1110b = 31/16 \\ 1 \ 1111b = 32/16 \end{array}$
		Note: A luminosity control adjustment is performed synchronous with VSYNCIN when bit DISPON of register DCTRL is "1". Otherwise, i.e. when DISPON is "0", it is performed immediately after the command DIMMERCTRL is issued.



#### ROWDRVSEL - W - Row Driver Mode Selection

#### Default value: 02h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code											Da	ata			
17h							0	0	0	RDIR	0	0	RMO	DDE	

Bit/Field Name	Reset	Function
RMODE	10b	Row driver mode selection 00b = do not use, reserved 01b = do not use, reserved 10b = Internal Row driver, Single scanning 72 line mode (default) 11b = Internal Row driver, Dual scanning mode, max. 36 lines, even and odd Row outputs driven simultaneously
RDIR	0	Row driver scanning direction 0 = R1 to R72 (64 lines), default 1 = R72 (64 lines) to R1

## COLCTRL - W - Column Output Control

#### Default value: 00h

Command code         Data           1Ah         CLLM         CLLZ         HSLZ         OFLZ	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Ah CLLM CLLZ HSLZ OFLZ	Command code											Da	ata			
	1Ah										CLLM	CLLZ	HSLZ	OFLZ		

Bit/Field Name	Reset	Function
OFLZ	0	Column output control: during the drive period, after the PWM current sourcing period, the column output is forced to: 0 = GNDL 1 = Hi-Z (only if CLLM and CLLZ are "0")
HSLZ	0	HSYNCOUT output control: during the HSYNC pulse, the HSYNCOUT output is forced to: 0 = GNDL 1 = Hi-Z (only if CLLM and CLLZ are "0")
CLLZ	0	Column drivers all in Hi-Z. All column outputs are set to Hi-Z during the setup and drive periods. (Scanning operation is as usual. All outputs are in Hi-Z.) 0 = OFF (command disabled) 1 = All column outputs in Hi-Z (ON)
CLLM	0	Column outputs all at VCOL. All column outputs are set to VCOL1 or VCOL2 in all periods. (Scanning operation is as usual. All outputs are at VCOL1 or VCOL2.) This setup is effective at the time of CLLZ = "0" 0 = OFF (command disabled) 1 = All column outputs at VCOL (ON)

## OELPERIOD1 - W - Setup Period 1 command

Default value: 0Fh

Bit 15 Bit 14 Bit 13 Bit 12 Bit	t 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command		Data									
1Bh	E1	ST			E1	CL					

Bit/Field Name	Reset	Function
E1CL	00 1111b (0Fh)	Setup Period 1, number of clock pulses The number of clocks in setup period 1 is: 11 1111b = 64 SCLK 11 1110b = 63 SCLK  00 1111b = 16SCLK (default)  00 0001b = 2 SCLK 00 0000b = 1 SCLK
E1ST	00b	Selection of column output level during Setup Period 1 00 = column outputs at GNDL 01 = outputs placed in Hi-Z 10 = outputs connected to VCOL 11 = column outputs source a constant current determined by the dimmer and brightness adjustments This setup is effective at the time CLLM and CLLZ are "0" When the level of gray scale data is 0, Setup Period 1 is compulsorily set to GNDL even if VPP, VCOL or Hi-Z was chosen.



## OELPERIOD2 - W - Setup Period 2 command

Default value: 00h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 E	10 Bit 9 Bit 8	Bit 7 Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Command code		Data						
1Ch	E2ST		E2	2CL				

Bit/Field Name	Reset	Function
E2CL	00 0000b	Setup Period 2, number of clock pulses
		The number of clocks in setup period 2 is:
		11 1111b = 64 SCLK 11 1110b = 63 SCLK
		 00 0001b = 2 SCLK 00 0000b = 1 SCLK (default)
E2ST	00b	Selection of column output level during Setup Period 2
		<ul> <li>00 = column outputs at GNDL</li> <li>01 = outputs placed in Hi-Z</li> <li>10 = outputs connected to VCOL</li> <li>11 = column outputs source a constant current determined by the dimmer and brightness adjustments</li> </ul>
		This setup is effective at the time CLLM and CLLZ are "0"
		When the level of gray scale data is 0, Setup Period 2 is compulsorily set to GNDL even if VPP, VCOL or Hi-Z was chosen.

## OELPERIOD3 - W - Setup Period 3 command

Default value: 00h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit	D Bit 9 Bit 8	Bit 7 Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Command code		Data						
1Dh	E3ST		E3	CL				

Bit/Field Name	Reset	Function
E3CL	00 0000b	Setup Period 3, number of clock pulses
		The number of clocks in setup period 3 is:
		11 1111b = 64 SCLK 11 1110b = 63 SCLK
		 00 0001b = 2 SCLK 00 0000b = 1 SCLK (default)
E3ST	00b	Selection of column output level during Setup Period 3
		<ul> <li>00 = column outputs at GNDL</li> <li>01 = outputs placed in Hi-Z</li> <li>10 = outputs connected to VCOL</li> <li>11 = column outputs source a constant current determined by the dimmer and brightness adjustments</li> </ul>
		This setup is effective at the time CLLM and CLLZ are "0"
		When the level of gray scale data is 0, Setup Period 3 is compulsorily set to GNDL even if VPP, VCOL or Hi-Z was chosen.



#### OELPERIOD4 - W - Setup Period 4 command

Default value: 00h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 1	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command coo	Data									
1Eh	E4ST E4CL									

Bit/Field Name	Reset	Function
E4CL	00 0000b	Setup Period 4, number of clock pulses
		The number of clocks in setup period 4 is:
		11 1111b = 64 SCLK 11 1110b = 63 SCLK
		 00 0001b = 2 SCLK 00 0000b = 1 SCLK (default)
E4ST	00b	Selection of column output level during Setup Period 4
		<ul> <li>00 = column outputs at GNDL</li> <li>01 = outputs placed in Hi-Z</li> <li>10 = outputs connected to VCOL</li> <li>11 = column outputs source a constant current determined by the dimmer and brightness adjustments</li> </ul>
		This setup is effective at the time CLLM and CLLZ are "0"
		When the level of gray scale data is 0, Setup Period 4 is compulsorily set to GNDL even if VPP, VCOL or Hi-Z was chosen.

### ODD15 - W - Loading byte 15 of the ODD gray scale lookup table Default value: FFh

Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DICIS		DICT	DIL TO	Dit 3	DILO	DICI	DILU	DIU		DIU		DIUT	DILU

Command code	Data
1Fh	ODFT

Bit/Field Name	Reset	Function
ODFT	FFh	Number of SCLK clock periods for the odd 15 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK
		1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### **ODD14** - W - Loading byte 14 of the ODD gray scale lookup table Default value: AFh

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 10 Bit 9 Bi	8 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code		Data							
20h				OD	ЭЕТ				

Bit/Field Name	Reset	Function
ODET	AFh	Number of SCLK clock periods for the odd 14 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD13 - W - Loading byte 13 of the ODD gray level lookup table

Default value: 79h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--

Command code	Data				
21h	ODDT				

Bit/Field Name	Reset	Function
ODDT	79h	Number of SCLK clock periods for the odd 13 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD12 - W - Loading byte 12 of the ODD gray scale lookup table Default value: 53h

Bit 15 Bit 14 Bit 13 Bit 12 Bit	1 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command co					Da	ata					
22h				OD	СТ						



Bit/Field Name	Reset	Function
ODCT	53h	Number of SCLK clock periods for the odd 12 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK 
		1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

Default value: 39h **ODD11** - W - Loading byte 11 of the ODD gray scale lookup table

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Command code	Data
23h	ODBT

Bit/Field Name	Reset	Function
ODBT		Number of SCLK clock periods for the odd 11 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

## ODD10 - W - Loading byte 10 of the ODD gray scale lookup table Default value: 27h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Comma	nd code				Data								
24h											OD	DAT				

Bit/Field Name	Reset	Function
ODAT	27h	Number of SCLK clock periods for the odd 10 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

### ODD9 - W - Loading byte 9 of the ODD gray scale lookup table Default value: 1Ah

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code		Data								
25h				OD	9T					

Bit/Field Name	Reset	Function
OD9T	1Ah	Number of SCLK clock periods for the odd 9 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### **ODD8** - W - Loading byte 8 of the ODD gray scale lookup table

### Default value: 12h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--

Command code	Data
26h	OD8T

Bit/Field Name	Reset	Function
OD8T	12h	Number of SCLK clock periods for the odd 8 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD7 - W - Loading byte 7 of the ODD gray scale lookup table Default value: 0Ch

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bi	t 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 0								
Command code	Data	Data								
27h	OD7T									



Bit/Field Name	Reset	Function
OD7T	0Ch	Number of SCLK clock periods for the odd 7 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK  1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD6 - W - Loading byte 6 of the ODD gray level lookup table Default value: 08h

Bit 15 Bit 14 Bi	it 13 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Commai	nd code				Data							
				OD	6T								

Bit/Field Name	Reset	Function
OD6T	08h	Number of SCLK clock periods for the odd 6 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD5 - W - Loading byte 5 of the ODD gray level lookup table

#### Default value: 05h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Comma	nd code				Data								
29h											OD	95T				

Bit/Field Name	Reset	Function
OD5T	05h	Number of SCLK clock periods for the odd5 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD4 - W - Loading byte 4 of the ODD gray level lookup table Default value: 03h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code	)					Da	ata			
2Ah						OD	04T			

Bit/Field Name	Reset	Function
OD4T	03h	Number of SCLK clock periods for the odd 4 <sup>th</sup> level of gray 0000 0000b = 1 SCLK 
		0111 1111b = 128 SCLK  1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### ODD3 - W - Loading byte 3 of the ODD gray level lookup table

#### Default value: 02h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

Command code	Data					
2Bh	OD3T					

Bit/Field Name	Reset	Function
OD3T	02h	Number of SCLK clock periods for the odd 3 <sup>rd</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 64 level gray scale and monochrome.

#### ODD2 - W - Loading byte 2 of the ODD gray level lookup table Default value: 01h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Command code									Data							
2Ch											OD	2T				



Bit/Field Name	Reset	Function
OD2T		Number of SCLK clock periods for the odd 2 <sup>nd</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 64 level gray scale and
		monochrome.

### ODD1 - W - Loading byte 1 of the ODD gray level lookup table Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Comma	nd code							Da	ata			
			2[	Dh							OD	01T			

Bit/Field Name	Reset	Function
OD1T	00h	Number of SCLK clock periods for the odd 1 <sup>st</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent while display is in 64 level gray scale mode

## EVEN15 - W - Loading byte 15 of the EVEN gray level lookup table Default value: FFh

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Command code	Data
2Eh	EVFT

Bit/Field Name	Reset	Function
EVFT	FFh	Number of SCLK clock periods for the even 15 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK
		 1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

05-Sep-2005

57

Draft of Rev. 1

### EVEN14 - W - Loading byte 14 of the EVEN gray level lookup table Default value: AFh

Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Data													
2Fh								EVET						

Bit/Field Name	Reset	Function
EVET	AFh	Number of SCLK clock periods for the even 14 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

## EVEN13 - W - Loading byte 13 of the EVEN gray level lookup table Default value: 79h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

Command code	Data					
30h	EVDT					

Bit/Field Name	Reset	Function
EVDT	79h	Number of SCLK clock periods for the even 13 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### EVEN12 - W - Loading byte 12 of the EVEN gray level lookup table Default value: 53h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code											Da	ata			
31h											EV	СТ			



Bit/Field Name	Reset	Function
EVCT	53h	Number of SCLK clock periods for the even 12 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

EVEN11 - W - Loading byte 11 of the EVEN gray level lookup table Default value: 39h

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Command code	Data
32h	EVBT

Bit/Field Name	Reset	Function
EVBT	39h	Number of SCLK clock periods for the even 11 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

### EVEN10 - W - Loading byte 10 of the EVEN gray level lookup table Default value: 27h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Command code	Data
33h	EVAT

Bit/Field Name	Reset	Function
EVAT	27h	Number of SCLK clock periods for the even 10 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK  1111 1111b = 256 SCLK
		Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### EVEN9 - W - Loading byte 9 of the EVEN gray level lookup table Default value: 1Ah

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Command code	Data									
34h				EV	9T					

Bit/Field Name	Reset	Function
EV9T	1Ah	Number of SCLK clock periods for the even 9 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### **EVEN8** - W - Loading byte 8 of the EVEN gray level lookup table

Default value: 12h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

Command code	Data				
35h	EV8T				

Bit/Field Name	Reset	Function
EV8T	12h	Number of SCLK clock periods for the even 8 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

### EVEN7 - W - Loading byte 7 of the EVEN gray level lookup table Default value: 0Ch

lable	Delaun	value.	0011	

**D**<sup>1</sup>/ **O** 

D. . . .

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
Command code	Data						
36h	EV7T						

**D**<sup>1</sup>/ **-**



**D**'' 0

Bit/Field Name	Reset	Function
EV7T	0Ch	Number of SCLK clock periods for the even 7 <sup>th</sup> level of gray 0000 0000b = 1 SCLK
		 0111 1111b = 128 SCLK
		1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

Default value: 08h **EVEN6** - W - Loading byte 6 of the EVEN gray level lookup table

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Command code	Data
37h	EV6T

Bit/Field Name	Reset	Function
EV6T		Number of SCLK clock periods for the even 6 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

## EVEN5 - W - Loading byte 5 of the EVEN gray level lookup table Default value: 05h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Command code							Data							
	38h										EV	'5T			

Bit/Field Name	Reset	Function
EV5T	05h	Number of SCLK clock periods for the even 5 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### Default value: 03h **EVEN4** - W - Loading byte 4 of the EVEN gray level lookup table

Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 10 Bit 9 Bit 8	Bit 7 Bit	Bit 6 Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Command code		Data								
39h		EV4T								

Bit/Field Name	Reset	Function
EV4T	03h	Number of SCLK clock periods for the even 4 <sup>th</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 4 level gray scale, 64 level gray scale and monochrome.

#### **EVEN3** - W - Loading byte 3 of the EVEN gray scale lookup table

Default value: 02h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
--------	--------	--------	--------	--------	--------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

Command code	Data				
3Ah	EV3T				

Bit/Field Name	Reset	Function
EV3T	02h	Number of SCLK clock periods for the even 3 <sup>rd</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 64 level gray scale and monochrome.

#### EVEN2 - W - Loading byte 2 of the EVEN gray level lookup table

Default value: 01h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Command code									Data								
3Bh											EV	2T					



Bit/Field Name	Reset	Function
EV2T	01h	Number of SCLK clock periods for the even 2 <sup>nd</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent in the following display modes: 64 level gray scale and monochrome.

EVEN1 - W - Loading byte 1 of the EVEN gray level lookup table Default value: 00h

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Command code									Data							
3Ch											EV	'1T				

Bit/Field Name	Reset	Function
EV1T	00h	Number of SCLK clock periods for the even 1 <sup>st</sup> level of gray 0000 0000b = 1 SCLK  0111 1111b = 128 SCLK  1111 1111b = 256 SCLK Note: this command is not to be sent while display is in 64 level gray scale mode.

#### SLEEP - W - Software Sleep IN/OUT Select

#### Default value: 00h

Default value: - -h

Bit 15 Bit 14	Bit 13 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Data												
F1h							Х	Х	Х	Х	Х	Х	SLEEP

Bit/Field Name	Reset	Function
SLEEP		Software Sleep IN/OUT selection 0 = exit from sleep mode (OUT of sleep mode) 1 = enter sleep mode (IN sleep mode)

#### SOFTRST - W - Software Reset

#### Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 3 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 2 Bit 1 Bit 0 Data Command code Х Х Х F2h Х Х Х Х Х



Bit/Field Name	Reset	Function
		<ul> <li>Approx. 200ns max after sending or issuing this command, the state of the STV8105 becomes:</li> <li>oscillator ON</li> <li>DC/DC Converter remains OFF but waiting for a command</li> <li>Column drivers at GNDL but also waiting for a command</li> <li>internal Row drivers at GNDL (waiting for a command)</li> <li>external Driver Control: SCLK_OUT = SCLK Clock output</li> <li>external IC controls VSYNCOUT, HSYNCOUT, RCTRLA, RCTRLB and ROWDATA are at GND</li> <li>all Registers are at their default values (waiting for a command)</li> <li>For more information see Section 12.1.</li> </ul>

Note: For information about commands F3h, F5h and F7h, see Section 11.2: OTP Memory Programming.

90/96 05-Sep-2005

# **14 Electrical Characteristics**

## 14.1 Absolute Maximum Ratings

Maximum ratings are the values beyond which damage to the device may occur. Functional operation should be restricted to the limits defined in the electrical characteristics table.

Symbol	Parameter	Value	Units
V <sub>DD</sub>	Controller Supply Range	-0.3, +4.6	V
V <sub>bat</sub>	Battery Supply Range	-0.3, +18	V
V <sub>PP</sub>	Analog Display Supply Range	-0.3, +27	V
I <sub>PP</sub>	DC Display Current Range	TBD	mA
V <sub>DC</sub>	"Buffer" Supply Range	-0.3, +12	V
V <sub>PRG</sub>	OTP Programming Supply	-0.3, +20	V
V <sub>INPUT</sub>	Logic Input Voltage Range	-0.3, V <sub>DD</sub> +0.3	V
I <sub>INPUT</sub>	DC Logic Input Current Range	10	mA
V <sub>ESD</sub>	ESD Susceptibility, Human Body Model (100pF discharged through 1.5K) <sup>1</sup>	2.0	КV
TJ	Junction Temperature	125	°C
T <sub>STOR</sub>	Storage Temperature	-50, +150	°C

1. Pad VHSENSE and pads R1 to R72 sustain 1KV

## 14.2 Thermal Data

Symbol	Parameter	Value	Units
R <sub>thJA</sub>	Junction-ambient Thermal Resistance (Maximum) on a single-layer board	TBD	°C/W

## 14.3 Recommended Operating Conditions

VDD = 3.3V, VPP1 =VPP2 = 18V, GND = GNDL = 0V, T<sub>amb</sub> = 25°C and frame frequency  $f_{VSYNC}$  = 75Hz unless otherwise specified.

## 14.3.1 DC Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub>	Controller Supply voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Controller Supply current		-	TBD	-	μA
V <sub>bat</sub>	Battery voltage range for step-up DCDC converter		3		12	V

47/

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>PP</sub>	Display Supplies, VPP1 and VPP2	From external step-up convertor	V <sub>bat</sub> - V <sub>diode</sub>	18	25	V
		From external supply	6.0	-	25	V
V <sub>PRG</sub>	OTP Supply Voltage <sup>1</sup>		14.0		18.0	V
I <sub>PRG</sub>	OTP Supply Current <sup>2</sup>		250		TBD	mA
ISTANDBY	Standby Current	Device biased but not operating (standby mode)			TBD	μA
V <sub>IL</sub>	Low level of input logic signal		GND		0.2 x V <sub>DD</sub>	V
V <sub>IH</sub>	High level of input logic signal		0.8 x V <sub>DD</sub>		V <sub>DD</sub>	V
I <sub>IL</sub>	Low level Input current of logic signals	$V_{IL} = 0V$			1	μA
I <sub>IH</sub>	High level Input current of logic signals	V <sub>IH</sub> = 0V			1	μA
V <sub>OL</sub>	Low level output signal	Output sinking < 1 mA	GND		0.2 x V <sub>DD</sub>	V
V <sub>OH</sub>	High level output signal	Output sourcing < 1 mA	0.8 x V <sub>DD</sub>		V <sub>DD</sub>	V

1. V<sub>PRG</sub> is to be applied only when programming the non-volatile OTP memory.

2. When applying V<sub>PRG</sub>, I<sub>PRG</sub> should forced to at least 250mA to assure complete "blowing" of the antifuse structure associated with an OTP memory bit.

## 14.3.2 Timing Generator

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
f <sub>CLK</sub>	Oscillation Frequency	External RC or Crystal		2.4	24	MHz
f <sub>CRC</sub>	Internal Clock Frequency	Internal RC oscillator	2.04	2.40	2.76	MHz
f <sub>EXT</sub>	External Clock Input		0.1		10	MHz
Duty	Clock Duty	Crystal, RC oscillation	45	50	55	%
Duty		External Clock Input	45	50	55	%
f <sub>SYS</sub>	System Operation Frequency	System Clock		2.4		MHz
f <sub>VSYNC</sub>	Frame Frequency	Default configuration, 75Hz		75		Hz
<b>f</b> HSYNC	Row Frequency			TBD		Hz



## 14.3.3 Row Drivers

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>ROW</sub>	Sink row Supply Current	Maximum Brightness			110	mA
V <sub>ROWON</sub>	ROW ON Voltage drop	I <sub>ROW</sub> = 110mA, V <sub>DD</sub> = 3.3V		TBD		V
R <sub>ROWOFF</sub>	R <sub>DSON</sub> of Row high side transistor			1.0	TBD	Kohms

### 14.3.4 Column Drivers

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>COL</sub>	Column Supply Current	Minimum Brightness, 01h Maximum Brightness, 1Fh		-1.3 -800		μΑ μΑ
R <sub>COL</sub>	Column output impedance during precharge	I <sub>OUT</sub> = -200 uA		1.0	TBD	Kohms
R <sub>COLDIS</sub>	Column output impedance during discharge	I <sub>OUT</sub> = +200uA		1.0	TBD	Kohms
D <sub>COL</sub>	$      Column differential uniformity \\            D_{COL} = ABS(I_{COL_N} - I_{COL_N+1})/I_{AVG1,} \\            I_{AVG1} = (I_{COL_N} + I_{COL_N+1})/2 $	I <sub>OUT</sub> = 200uA Intermediate All outputs		1.0 2.5		% %
D <sub>CHIP</sub>	Device differential uniformity D <sub>CHIP</sub> = ABS(I <sub>COL_MAX</sub> - I <sub>COL_MIN</sub> )/I <sub>AVG2</sub> , and I <sub>AVG2</sub> = (I <sub>COL_1</sub> + to + I <sub>COL_256</sub> )/256			5		%
D <sub>ICOL</sub>	Average current deviation against absolute level	Icol = 200μA RREF1 and RREF2: 1%		TBD		%
I <sub>OFF</sub>	Output Leakage Current	All outputs OFF			2	μA

## 14.3.5 Current Reference and Brightness Adjustment D/A Converter

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Vref1	Voltage Reference1		0.64		2.77	V
Iref1	Current Reference1		-400		-32	μA
Vref2	Voltage Reference2		0.64		2.77	V
lref2	Current Reference2		-400		-32	μA
Dres	D/A Converter Resolution			7		Bit
VDH	D/A Output maximum Voltage	Reg 01h/Reg 02h = 1Fh	2.61	2.69	2.77	V
VDL	D/A Output minimum Voltage	Reg 01h/Reg 02h = 00h	0.64	0.66	0.68	V
DLE	D/A differentiation linearity error		-1/2		+1/2	LSB

## 14.3.6 DC/DC Converter

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>H</sub>	Step-up output voltage range	$V_{bat} = 3.0 \text{ V}, I_{OUT} = 10 \text{ mA}$		18.0	25.0	V
I <sub>OUT</sub>	Output current range	$V_{H} = 18 V$ , in PWM mode (pad TON/ $\overline{F} = GND$ )		TBD	150	mA
V <sub>DC</sub>	"Buffer" supply range		3.0	5.0	10.0	V
V <sub>SENSE</sub>	VSENSE control voltage	VCOMP = VSENSE	1.21	1.25	1.29	V
DC_HUVLO	DC supply "start" voltage			2.77		V
DC_LUVLO	DC supply "off" voltage			2.54		V
IDC_STBY	DC supply standby current	VDC = 10V, Reg 03h, DCDCON = "0"		10		μA
f <sub>SWI</sub>	Switching frequency	Reg 03h, FDCDC = 00b Reg 03h, FDCDC = 11b		150 300		KHz KHz
V <sub>DRIVEH</sub>	External MOS gate drive ON	I <sub>DRIVE</sub> = TBD		-	$V_{DC}$	V
V <sub>DRIVEL</sub>	External MOS gate drive OFF	I <sub>DRIVE</sub> = TBD	GND	-		V
V <sub>DRIVECYCLE</sub>	External MOS gate: turn ON duty cycle		0		80	%
PFMDTY	PFM duty rate	No Load		90		%
Efficiency				TBD		%

## VDD = 3.3V, $VDC = V_{bat} = 6.0V$

## 14.3.7 Voltage Generators

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>COL1,2</sub>	Column precharge power supply		3		25	V
V <sub>ROW1,2</sub>	Row-off power supply		6	12	25	V

## 14.3.8 Reset Input

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Tr	Reset Completed Time				50	μs
Trw	Reset Pulse Width (for valid reset)		5			μs
Trw	Reset Rejection				1	μs
Trs	Software Reset Completed Time				200	ns



Figure 42: Reset Timing





Figure 43: Reset Timing



# **15 Revision History**

The following table summarizes the modifications applied to this document.

Revision	Date	Description
1	05-Sep-2005	Draft

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics Group of Companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

