

OX16PCI954 Evaluation Board User Guide

All trademarks are the property of their respective owners

© Oxford Semiconductor Limited 2005

The content of this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Oxford Semiconductor Limited. Oxford Semiconductor Limited assumes no responsibility or liability for any errors or inaccuracies that may appear in this book.

Contents	iii
Preface	v
Revision Information	v
Typographic Conventions	v
Product Detailsvi
Contacting Oxford Semiconductorvi
Chapter 1 Evaluation Board Overview	1
Features	1
Configuration	2
Drivers	2
Board Layout	3
Chapter 2 Evaluation Board Features	5
Jumpers	5
Headers & Connectors	6
Chapter 3 Configuring the Evaluation Board	11
Device Modes	12
EEPROM Configuration Using OxProm	14
Motorola Mode	14
Selecting Clocks	15
Drivers	15

Appendix A Drivers	17
Driver Process	17
Using the Serial Driver	18
Using the Parallel Port Driver	20
Appendix B RS422 & RS232 Connector Pin Assignment	23
RS422 Connector Pins	23
RS232 Connector Pins	23
DB9-to-DB25 Converter	24
RS232 Loop-Back Test Plugs	25
RS232 Null Modem Cables	26
RS232 monitor cable	27
Appendix C Customizing the Device Vendor ID & Subsystem ID	29
Overview	29
Examples	30
Appendix D Troubleshooting	33

The OX16PCI954 evaluation board provides an environment in which the various modes and features of the OX16PCI954 device can be demonstrated.

This guide documents the board and explains how to use it to develop systems using the Oxford Semiconductor OX16PCI954 device. It is relevant to developers working on implementations using those products and should be read before using it, to avoid the possibility of usage errors.

This manual assumes that you understand the capabilities of Oxford Semiconductor UART products, and are familiar with PCI and PC card bus interfaces.

Revision Information

[Table I](#) documents the revisions of this manual

<i>Table I Revision Information</i>	
Revision	Modification
January 2005	First publication in revised house style

Typographic Conventions

In this manual, the conventions listed in [Table II](#) apply.

<i>Table II Typographic Conventions</i>	
Convention	Meaning
<i>Italic Letters With Initial Capital Letters</i>	A cross-reference to another publication
Courier Font	Software code, or text typed in via a keyboard
Bold Letters	A program, function, class, or method
1, 2, 3	A numbered list where the order of list items is significant
■	A list where the order of items is not significant
"Title"	Cross-refers to another section within the document
⚡	Significant additional information

Product Details

The order code for the OX16PCI954 evaluation board is EV-OX16PCI954.

Contacting Oxford Semiconductor

Oxford Semiconductor contact details:

Oxford Semiconductor Ltd.

25 Milton Park

Abingdon

Oxfordshire

OX14 4SH

United Kingdom

Website: <http://www.oxsemi.com>

Telephone: +44 (0) 1235 824900

Fax: +44 (0) 1235 821141

Email: sales@oxsemi.com

Alternatively, you can contact your local representative.

Evaluation Board Overview

The OX16PCI954 evaluation board kit contains the following items:

- OX16PCI954 evaluation board (5-V input) with embedded OX16PCI954 & additional OX16C954 chip
- Octopus 8- or 4-way serial cable
- Parallel port cable
- Additional serial port cable expander

Board documentation, standard configuration files and utility tools such as OxProm are available from the Oxford Semiconductor website.

Features

The evaluation board is an adaptable tool with configurable features including the following:

- 4 × OX16C954 UARTs (2×RS232, 2×RS422) accessible via a standard 37-way D-type interface
- 8-bit local bus function to drive an external OX16C954 UART (2×RS232, 2×RS422) from a similar interface
- Parallel port function via a standard 25-way D-type header
- Serial EEPROM socket for maximum device configurability
- Internal crystal oscillator, or any frequency via a TTL oscillator socket (switchable)—the external OX16C954 can be driven either from the TTL module or directly from the LB_Clk_Out pin of the PCI device
- Isochronous mode for the internal UARTs via simple connections
- Test points so that signals on any bus can be observed easily

Configuration

The evaluation board is a valuable tool for assessing the behavior of the OX16PCI954 device and can be configured to support systems using the following selectable capabilities:

- 8-port serial card
- 4-port serial/1-port parallel card
- 4-port serial card with pin-assignable subsystem ID & subsystem vendor ID
- 32-bit bridge

Chapter 3 [Configuring the Evaluation Board](#) explains the board settings required to operate the OX16PCI954 in these modes.

However, the flexibility of the OX16PCI954 allows users to extend the capabilities of the chip beyond its primary modes. For example, it is possible to use the OX16PCI954 in other solutions as follows:

- 4-port serial/2-port parallel card
- 2-port serial/1-port parallel card
- 1-port parallel card
- 4-port serial/1-port custom FPGA synchronous I/O controller on the local bus

The correct driver for a specific device mode is selected depending on the vendor, device and subsystem IDs. For the primary modes of the OX16PCI954, IDs are pre-allocated and hard-coded; they should not be changed. However, for customized operational modes, it is necessary to change the ID fields so that the Windows Plug and Play system can differentiate boards (even though they use the same chip) and load the correct driver. Appendix C [Customizing the Device Vendor ID & Subsystem ID](#) outlines recommended procedures for reconfiguring the hardware drivers to identify custom add-in card configurations.

Drivers

The drivers provided for the OX16PCI954 evaluation board have been written for Windows 2000, Windows NT and Windows XP operating systems. Although drivers are also available for Linux, they have not been written by Oxford Semiconductor and Oxford Semiconductor cannot be held responsible for any aspect of their performance.



For further information about device drivers, see [“Drivers”](#) on page 11.

Board Layout

Figure 1 on page 3 shows the OX16PCI954 evaluation board.

Figure 1 OX16PCI954 Evaluation Board





Figure 2 identifies the principal features on the device.

Figure 2 OX16PCI954 Evaluation Board Features



For greater detail, a reference schematic for the OX16PCI954 evaluation board can be requested from Oxford Semiconductor.

Chapter 2 [Evaluation Board Features](#) gives further details about the features of the OX16PCI954 evaluation board.

This page is intentionally blank

Evaluation Board Features

The OX16PCI954 evaluation board contains a variety of sockets, jumpers, connectors and headers, which enhance its flexibility.

Jumpers

[Table 1](#) details the jumpers on the board and their use.

<i>Table 1 Jumpers on the OX16PCI954 Evaluation Board</i>		
Jumper	Use	Selection
JP2 XTALsel	Selects the oscillator type for the OX16PCI954	 Crystal oscillator (as supplied)  TTL oscillator
JP4 CLKsel	Selects the oscillator type for the external UART	 LB_Clk_out (as supplied)  TTL module ⁽¹⁾
RIO link ⁽²⁾	Connects MIO 0 to RI of either PCI UART channel 0 or external UART channel 0	 External UART RIO  PCI UART RIO  Open (as supplied)

Note:

- 1 If this is fitted, a TTL crystal oscillator must be connected to JS1.
- 2 If this is used, MIO0 must be reconfigured in LCC, otherwise an interrupt is constantly present on function 0

Headers & Connectors

The OX16PCI954 evaluation board has the following headers and connectors:

- JP3—configuration header
- JP6 LK1—DTR/DSR header for RS422 channels
- JDH1—test header
- P2—37-way D-type connector
- JP1—header giving access to the external UART serial ports
- JP7—parallel port header

JP3

Figure 3 shows JP3, the 10×2 configuration header on the evaluation board.

Figure 3 JP3 Configuration Header




Table 2 lists the pins on JP3 and explains their use.

Pin Pair	Fitted	Open
External FIFOSEL#	External UART has 128-byte deep FIFOs (as supplied)	External UART has 16-byte deep FIFOs
LPTBUF#	Parallel port transceiver disabled (as supplied)	Parallel port transceiver enabled
Low Power Enable	Allow driver to shut down the RS232 line drivers	RS232 line drivers always enabled (as supplied)
INTEN#	External UART interrupts enabled (as supplied)	External UART interrupt-enables depend on MCR[3]
Intel/Motorola# Mode	Motorola-type local bus	Intel-type local bus (as supplied)
RS422 Enable	Enable RS422 line drivers (as supplied)	Disable RS422 line drivers
Test	Always short	Do not open the connection
Mode1 ⁽¹⁾	Mode[1] = 1	Mode[1] = 0 (as supplied)
Mode0 ⁽¹⁾	Mode[0] = 1	Mode[0] = 0 (as supplied)
PCI FIFOSEL	PCI UART has 128-byte deep FIFOs (as supplied)	PCI UART has 16-byte deep FIFOs

Note: ¹ The combined effect of these pin settings determines the operational mode of the evaluation board; see Chapter 3 [Configuring the Evaluation Board](#) for further details.

JP6 LK1

[Figure 3](#) shows JP6 LK1, which is the 5×2 DTR/DSR header for RS422 channels on the evaluation board.

The OX16PCI954 evaluation board supports two RS422 ports. Data transfer rates are much greater using RS422 protocol, because it uses differential signalling. However, RS422 connectors only allow for CTS/RTS flow control. JP6 LK1 provides access to the hardware lines necessary to provide DTR/DSR flow control in addition to conventional CTS/RTS flow control.

Figure 4 JP6 LK1

1	DSR2-	0	0	DTR2-
	DSR2+	0	0	DTR2+
	GND	0	0	DTR3-
	DSR3-	0	0	DTR3+
	DSR3+	0	0	NC



RS422 connection via a 9-way D connector is documented in [Appendix B RS422 & RS232 Connector Pin Assignment](#).

JDH1

[Figure 5](#) shows JDH1, which is the test header on the evaluation board. All non-PCI pins can be accessed from this header.

Figure 5 JDH1



[Table 3](#) on page 8 lists the pin allocations on JDH1.

Pin No.	Row A	Row B	Row C
1	MIO 0	MIO 1	MIO 2
2	MIO 3	MIO 4	MIO 5
3	MIO 6	MIO 7	LBRST#
4	PE	BUSY	ACK#
5	SLCT	ERR#	LBCS0#
6	LBCS1#	LBCS2#	LBCS3#
7	LBRD#	LBWR#	GND
8	GND	LBCLK	GND
9	SLIN#	INIT#	AFD#
10	STB#	GND	LBDOUT
11	LBD0	LBD1	LBD2
12	LBD3	GND	LBD4
13	LBD5	LBD6	LBD7
14	MIO 8	MIO 9	MIO 10
15	MIO 11	RXD5	RI5
16	DCD5	DSR5	CTS5
17	DTR5	RTS5	GND
18	GND	GND	GND
19	SOUT5	SOUT4	RTS4
20	DTR4	CTS4	DSR4
21	DCD4	RI4	GND
22	GND	UART_Clk	GND
23	SIN4	SIN1	RI1
24	DCD1	DSR1	CTS1
25	DTR1	RTS1	SOUT1
26	SOUT0	RTS0	DTR0
27	CTS0	DSR0	DCD0
28	RI0	SIN0	GND
29	GND	FIFOSEL	VCC
30	GND	TEST	VCC
31	GND	MODE1	VCC
32	GND	MODE0	VCC

P2

On the evaluation board, P2 is a 37-way D-type connector which is used to access the PCI UART serial ports. [Table 4](#) on page 9 lists the pin allocations on the connector.

<i>Table 4 37-Way D-Type Connector Pins</i>			
Port Number/ Type	37-Way D-Type Pin No.	9-Way D-Type Pin No.	Description
Port 1/RS232	1	1	DCD
	20	6	DSR
	2	2	RxD
	21	7	RTS
	3	3	TxD
	22	8	CTS
	4	4	DTR
	23	9	RI
Port 2/RS232	5	5	GND
	24	1	DCD
	6	6	DSR
	25	2	RxD
	7	7	RTS
	26	3	TxD
	8	8	CTS
	27	4	DTR
Port 3/RS422	9	9	RI
	28	5	GND
	10	1	DCD
	29	6	DSR
	11	2	RxD
	30	7	RTS
	12	3	TxD
	31	8	CTS
Port 4/RS422	13	4	DTR
	32	9	RI
	14	5	GND
	33	1	DCD
	15	6	DSR
	34	2	RxD
	16	7	RTS
	35	3	TxD
NC	17	8	CTS
	36	4	DTR
	18	9	RI
	37	5	GND
NC	19	NC	NC



The pin allocation is also the same for the PCI internal UARTs and the four ports from the OX16C954 local bus device.

JP1 & JP7

On the evaluation board, JP1 is a header used to access the external UART serial ports. The pin allocations are the same as for the 37-way D connector in [Table 4](#). JP7 is used for a parallel port connection.

Configuring the Evaluation Board

The OX16PCI954 evaluation board can be used to verify a variety of system designs, because it can be configured to work in different device modes. The mode depends on the mode pin settings on the board; each mode enables a specific combination of UART and/or bridge functions. In addition to the mode pins, other jumpers enable and disable device features such as clock selection and interrupts, which further refine the behavior of the evaluation board.

The configuration process determines which driver is used to operate a configured device, using a system of unique vendor and subsystem IDs to differentiate modes. The IDs used for the primary device modes covered in this chapter are hard-coded and should not be changed; however, the OX16PCI954 is very flexible and can be used for other solutions which also require unique IDs. Appendix C [Customizing the Device Vendor ID & Subsystem ID](#) outlines recommended procedures for reconfiguring the hardware drivers to identify custom add-in card configurations.



This chapter does not cover baud rate configuration for the device. For further details of how to set the device transfer rate, refer to the application note OXAN15 *Setting Baud Rates Under Windows*.

Device Modes

Mode pins on the OX16PCI954 evaluation board select the device mode. The mode pins are located on header JP6 LK1, as shown on [Figure 2](#) on page 3.

Selecting the Device Mode

[Table 5](#) shows how the mode pins are used to select the device mode.

Mode [1]	Mode [0]	Device Mode
0	0	Quad UARTs (function 0) & 8-bit local bus (function 1)
0	1	Quad UARTs (function 0) & parallel port (function 1)
1	0	Quad UARTs (function 0) & pin-assignable subsystem ID & subsystem vendor ID ⁽¹⁾
1	1	32-bit bridge (function 1) ⁽²⁾

Note:

- 1 Function 1 is unusable, because the local bus pins are used for the subsystem ID & subsystem vendor ID.
- 2 Only function 1 is available in this mode.

Implementing Mode 00—Quad UART/8-Bit Local Bus

In quad UART/8-bit local bus mode, four internal UARTs are provided using the OX16PCI954 and four further external UARTs are supplied using the OX16C954. The key settings for implementing this mode are listed below:

- Mode pins [1:0] must be set to 00
- Plug the OX16C954 device into IC1

For the PCI UARTs and the local bus UARTs, channels 0 and 1 interface via RS232 connections and channels 2 and 3 interface via RS422 connections. The RS422 ports apply flow control using DTR and DSR signals that are enabled via JP6 LK1. Although it is possible to obtain basic hardware flow control without DTR and DSR, they are essential for DTR/DSR flow control or isochronous mode operation. An extra cable is needed to use DTR/DSR and is implemented as follows:

- Connect the extra 37-way D-type connector to JP1
- If required, enable the RS422 channels (fit RS422 Enable on JP6 LK1)

The following jumpers on JP6 LK1 can be fitted as required:

- Quad FIFO Select#
- INTEN#
- Intel/Motorola# Mode
- PCI FIFO Select#

Implementing Mode 01—Quad UART/Parallel Port

In quad UART /parallel port mode, four internal UARTs are provided using the OX16PCI954 and the parallel port header is used. The key settings for implementing this mode are listed below:

- Mode pins [1:0] must be set to 01
- Remove the OX16C954 device from IC1
- Connect the parallel port header to P4

For the PCI UARTs, channels 0 and 1 interface via RS232 connections and channels 2 and 3 interface via RS422 connections. The RS422 ports apply flow control using DTR and DSR signals that are enabled via JP6 LK1. Although it is possible to obtain basic hardware flow control without DTR and DSR, they are essential for DTR/DSR flow control or isochronous mode operation. An extra cable is needed to use DTR/DSR and is implemented as follows:

- Connect the extra 37-way D-type connector to JP1
- If required, enable the RS422 channels (fit RS422 Enable on JP6 LK1)

The following jumpers on JP6 LK1 can be fitted as required:

- External FIFO Select#
- INTEN#
- Intel/Motorola# Mode
- PCI FIFO Select#



If the parallel port is recognized, but will not communicate with the printer or other device, check that the OX16C954 has been removed from IC1.

Implementing Mode 10—Quad UART with Assignable IDs

In quad UART with assignable ID mode, four internal UARTs are provided using the OX16PCI954 and the local bus pins are used to assign a subsystem ID and subsystem vendor ID. The key settings for implementing this mode are listed below:

- Mode pins [1:0] must be set to 01
- Remove the OX16C954 device from IC1

For the PCI UARTs, channels 0 and 1 interface via RS232 connections and channels 2 and 3 interface via RS422 connections. The RS422 ports apply flow control using DTR and DSR signals that are enabled via JP6 LK1. Although it is possible to obtain basic hardware flow control without DTR and DSR, they are essential for DTR/DSR flow control or isochronous mode operation. An extra cable is needed to use DTR/DSR and is implemented as follows:

- Connect the extra 37-way D-type connector to JP1
- If required, enable the RS422 channels (fit RS422 Enable on JP6 LK1)

The following jumpers on JP6 LK1 can be fitted as required:

- External FIFO Select#
- INTEN#
- Intel/Motorola# Mode
- PCI FIFO Select#

EEPROM Configuration Using OxProm

The OX16PCI954 can be configured via a serial EEPROM if required, using the Oxford Semiconductor OxProm EEPROM programming utility. All features of the device can be programmed using OxProm, which can be downloaded from the Oxford Semiconductor website. OxProm is bundled with reference drivers, sample configuration files and supporting documentation including the *Oxford Semiconductor OxProm EEPROM Programming User Guide*, which explains how to program the OX16PCI954 using OxProm.

To configure the OX16PCI954 via its EEPROM, plug the EEPROM into IC7 on the evaluation board. If the EEPROM has not previously been programmed, it presents the value 0xFF when OxProm is used to program it.

Motorola Mode

The OX16PCI954 local bus can be used in either Intel or Motorola mode, determined by the Intel/Motorola link setting on JP6 LK1. When the link is not fitted, the device assumes Intel mode, which is the default setting. To use the local bus in Motorola mode, fit the Intel/Motorola# Mode link.

With the Motorola mode selection, the default local bus timing values should be changed in the local control & configuration (LCC) registers as follows:

- Read-not-write de-assertion = 4
- Read data-strobe assertion = 1
- Write data-strobe assertion = 1
- Write data-strobe de-assertion = 3

Also, MIO [8] in the MIO configuration registers should be configured as an inverting input, and MIO [9-11] should be masked off. OxProm can be used to configure these register settings; alternatively, an EEPROM configuration file containing these settings, **motorola.dat**, is provided for this purpose.

Selecting Clocks

An external clock must always be connected to XT1 for the PCI UARTs. Either an internal crystal oscillator or a TTL oscillator module can be used; the XTALsel jumper setting specifies the type of oscillator supplied. See Chapter 2 [Evaluation Board Features](#) for more about this jumper setting.

An additional clock supply is required for the external UARTs on the OX16C954 device: either the TTL oscillator module (which must be fitted) or the OX16PCI954 `LB_Clk_Out`. The CLKsel link must be fitted to select the appropriate clock, which must also be enabled or disabled by writing to the configuration register. The configuration register can either be updated temporarily using the Microsoft Debug utility, or permanently by programming the serial EEPROM using OxProm.

Bit 2 of the OX16PCI954 local configuration & control register (LCC) enables the UART clock output, which is by default low. When this bit is set, the buffered UART clock output pin, `UART_CLK_Out`, is active, otherwise it is permanently low and must be enabled. To enable the UART clock output, the device must be fitted with an EEPROM and programmed using OxProm. Specifically, the check box **Enable UART Clock Out** in zone 1 must be checked. This means that a single oscillator can be used to drive serial ports on the local bus as well as the internal UARTs.



See the *Oxford Semiconductor OxProm EEPROM Programming User Guide* for details of how to use OxProm.

Drivers

The device operational mode determines which driver is loaded. For detailed instructions on how to install the reference drivers, see [“Drivers”](#) on page 11.

This page is intentionally blank

Reference drivers and utilities for the Oxford Semiconductor UART products are supplied to demonstrate functionality under Windows operating systems. These drivers have been tested using Oxford Semiconductor development boards in a range of PC systems.

-  Driver software and any accompanying files are provided 'as is' and without warranties as to performance or merchantability, or any other warranties whether express or implied.

Driver Process

Windows driver architectures are very similar, utilizing Plug and Play bus drivers which create device objects for each available UART and parallel port. New driver installation commences when the configured device is connected to the PC, although subsequent actions can vary slightly depending on the operating system. For Windows systems other than Windows NT4, the driver installation process is as follows:

1. Each UART is hooked by a single-port driver, which enables the following features:
 - 128-byte receiver & transmitter FIFOs
 - Adjustable receiver & transmitter interrupt trigger level
 - Automatic flow control
 - Quad speed—using the Times clock register (TCR)
 - Flexible baud rate generation up to 15 Mbaud
 - RS485 half-duplex configuration
 - Memory-mapped operation (Windows 2000 driver only)
2. The local bus/parallel port is hooked to the generic driver supplied with Windows.

-  The drivers automatically recognize the device in any of its default or standard configurations.

In Plug and Play systems, a wizard automatically starts up when a new device is detected, to assist with device management. Although it is necessary to direct the wizard to the location of the driver files, the wizard handles device and driver installation automatically.

-  For more help with device installation, see the Windows Help facility.

Using the Serial Driver

The serial drivers are highly configurable. They make use of a number of enhanced features for the Oxford Semiconductor 950-series UARTs.

This section describes the configuration utilities that can be used to enable and configure driver features. It assumes that you are using a Win 2K or Windows XP operating system. However, Oxford Semiconductor also provides additional drivers for the OX16PCI954 as follows:

- Drivers for Win 9x and Windows ME, which are similar to Win 2K and Windows XP drivers
- Win NT4 driver, which is a single non-Plug and Play driver with limited configuration options

For further details about any of these drivers, contact Oxford Semiconductor.

The driver automatically installs the correct number of serial ports, to which the Windows operating system assigns COM numbers (e.g., COM5). You can then attach modems etc. to the ports and use them in the same way as any other generic port. However, extra configuration options are available in addition to the standard settings tab supplied with generic drivers. Follow the steps below to adjust the UART serial parameters:

- 1 Display the Control Panel and select the device manager (if necessary, consult the Windows help facility for details of how to do this).
2. Ensure that the **Devices by type** viewing option is selected.
3. Click the + by **Ports (COM & LPT)** to review the installed PCI COM ports.
4. Double-click the appropriate Oxford Semiconductor PCI COM port to display its properties dialog.

Three tags in the dialog are used to configure enhanced device features:

- **Settings**—for standard COM port settings
- **Data rate**—advanced data rate selection options
- **FIFOs**—device mode selection and FIFO trigger level settings

Settings

The Settings tag groups the standard baud rate, data bits, parity, stop bits and flow control options for standard COM port settings. The settings modify the defaults used by Windows, although most applications that use COM ports override the settings with their own parameters.



An application's baud rate is scaled up if a faster crystal is used.

This tag also allows users to select RS232, RS422, or RS485 half-duplex operation. The following points are worth noting for these options:

- For RS232 applications the DTR pin should be configured as **normal**
- For RS485, the driver can configure the DTR pin as either active-high or active-low
- DTR/DSR flow control is not allowed for RS422/485, because these pins are not defined in RS422 protocols

Data Rate

The **Data Rate** dialog is used to set the clock frequency and baud rate. For normal operation, the serial driver generates the baud rate from the crystal frequency. The baud rate can optionally be adjusted as required.

Click **Detect Crystal Frequency** to detect the input clock frequency to the UART, otherwise select the frequency from the **Crystal Frequency (MHz)** drop-down box.



For automatic crystal detection, no other application can be using the port.

On initial entry to this dialog, the **Use default baud rate** check box is checked; unchecking it enables the following options for overriding the port configuration:

- Baud rate multiplier—checking this box allows you to select a value from the drop-down box to scale up the baud rate
- Quad speed—checking this box results in all application-selected baud rates being multiplied by four, using the OX16C954 TCR register
- Baud rate divider (prescaler)—checking this box allows you to select a value from the drop-down box to scale down the selected baud rate

Using the facilities in this dialog box, a high speed crystal can be pre-divided to generate standard baud rates or scaled up to allow higher data rates.

FIFOs

The FIFOs dialog is used to configure 950 mode, which operates with full 128-byte FIFOs, fully adjustable trigger levels and thresholds for generating interrupts and applying automatic flow-control. This dialog can also disable the FIFOs completely, although it is not recommended for normal operation.

Clicking the **Use FIFO buffers** check box enables the four sliders:

- **FIFO Interrupt Transmitter levels**
 - **Transmitter**—a transmitter interrupt is triggered when the level of data in the transmit FIFO falls below this value. Setting the trigger to zero suppresses interrupts until the transmitter is completely idle
 - **Receiver**—a receiver data interrupt is triggered when the level of data in the receiver FIFO reaches this value.
- **Receiver FIFO Flow Control Thresholds**
 - **Flow On**—the FIFO fill level decreases as data is read from the FIFO, until it reaches this value, which triggers a handshake to instruct the remote transmitter to transmit data (i.e., it transmits an XON character to the remote machine)
 - **Flow Off**—the FIFO fill level increases as data is put into the FIFO, until it reaches this value, which triggers a handshake to instruct the remote transmitter to stop transmitting data (i.e., it transmits an XOFF character to the remote machine)

The FIFO trigger levels and thresholds can be fine-tuned for optimum performance.



In some cases, a high receiver FIFO interrupt trigger level can result in the port not detecting Plug and Play serial devices.

Using the Parallel Port Driver

This section describes the configuration utilities that can be used to enable and disable the parallel port.

Win 2K & Windows XP Parallel Port Configuration

Interrupts from the parallel port can be enabled and disabled using the Windows Device Manager. To adjust the setting, follow these steps:

- 1 Display the Control Panel and select the Device Manager (if necessary, consult the Windows help facility for details of how to do this).
2. Ensure that the **Devices by type** viewing option is selected.
3. Click the + by **Ports (COM & LPT)** to review the installed PCI COM ports.
4. Double-click the appropriate Oxford Semiconductor PCI Parallel port to display the settings dialog for that port
5. Click the **Port Settings** tab and enable or disable the interrupt as required

Win 9x & Windows ME Parallel Port Configuration

The parallel port driver sets the hardware to use legacy addresses 378h if available, otherwise it uses the address allocated by the system BIOS. Windows allocates an LPT number (e.g. LPT2) to the port; then it can be used in the same fashion as any generic parallel port.



Due to a contention with ISAPNP bus enumeration, some systems do not work if a port uses 278h or 678h, while some peripheral devices such as zip drives do not operate correctly if the parallel port is not located at address 278h or 378h. It might be necessary to experiment and move conflicting devices to another address.


This page is intentionally blank

This appendix discusses the use of RS422 and RS232 9-pin and 25-pin connectors in systems using the device evaluation board.

RS422 Connector Pins

Figure 4 shows how RS422 ports are connected on 9-way D-connectors.

Figure 4 RS422 Pin Assignments



Data transfer rates are much greater using RS422 protocol, because it uses differential signalling. However, RS422 connectors only allow for CTS/RTS flow control.

RS232 Connector Pins

Although the RS232 interface is differential (the receive and transmit pins each have their own floating ground level), it is possible to connect RS232-compatible devices with this interface.

- ⚡ The convention for the RS232 diagrams below is to show signals common to both connector types in black. Signals only present on the larger connector are shown in grey.
- ⚡ The protective ground is assigned to a pin at the large connector where the connector outside is used for that purpose in the DB9 connector.

Figure 5 on page 18 shows the RS232 DB9 pin assignment.

Figure 5 RS232 DB 9 Pin-Assignment





Figure 6 shows the RS232 DB 25-pin assignment.


Figure 6 RS232 DB 25-Pin Assignment



DB9-to-DB25 Converter

The original pin layout for RS232 was developed for a 25-pin sub D connector, although 9-pin connectors are commonly used. In mixed applications, a 9-to-25 pin converter can be used to connect connectors of different sizes, as shown in Figure 7.

Figure 7 RS232 DB9-to-DB25 Converter



RS232 Loop-Back Test Plugs

The following connectors can be used to test a PC serial port. The data and handshake lines are linked so that all data is sent back immediately. The PC controls its own handshaking.

Figure 8 shows a loop-back that can be used to verify the serial port with standard terminal software.

Figure 8 RS232 Loop-Back Test Plug for Terminal Emulation Software





Figure 9 on page 20 can be used to test the full functionality of the serial port with Norton Diagnostics or CheckIt.


Figure 9 RS232 Loop-Back Test Plug for Norton Diagnostics & CheckIt



RS232 Null Modem Cables

The easiest way of connecting two PCs is via a null modem cable, although the situation is complicated by the variety of null-modem cables available. For simple connections, a three-line cable connecting the signal ground, receive and transmit lines is sufficient, as shown in [Figure 10](#); although some handshaking mechanism might still be necessary.

Figure 10 Null Modem Cable Without Handshaking



Handshaking mechanisms in null modem cables can be defined in various ways, such as loop-back handshaking to each PC or complete handshaking between the two systems. The most common cable types are shown in [Figures 11 to 13](#).

For a direct cable connection, a null modem cable with loop-back handshaking is usually acceptable, as shown in [Figure 11](#) on page 21.

Figure 11 Null Modem with Loop-Back Handshaking




Figure 12 Null Modem with Partial Handshaking






Figure 13 Null Modem with Full Handshaking



RS232 monitor cable

Figure 14 shows an RS232 cable that can be used to monitor the serial communication between two devices using a PC. Two sockets are connected straight through and the PC is connected to the third socket.

Figure 14 RS232 Monitor Cable



The monitor cable taps communication from both sides, which means that the monitored information is garbage if the two devices happen to communicate simultaneously. However, because most communication software works in half-duplex mode, this problem does not arise.

This appendix outlines recommended procedures for reconfiguring the hardware drivers to identify custom add-in card configurations.

Overview

The default vendor ID and device ID are usually acceptable for most serial and parallel port applications. However, designers using a device for another purpose must change the following identification fields in the PCI configuration space:

- Vendor ID
- Device ID
- Subsystem Vendor ID
- Subsystem ID

By doing this, Plug and Play systems can differentiate between boards even when they use the same chip, and load the correct drivers.

Three approaches can be used to identify an add-in card uniquely. They are all satisfactory, but are listed below in order of preference.

1. Obtain a vendor ID from the PCI special interest group (PCISIG) & use OxProm to reprogram the vendor ID & subsystem vendor ID fields with the new value; then choose a device ID & subsystem ID.
2. Leave the vendor ID & device ID as the Oxford Semiconductor default values. Obtain a subsystem vendor ID from the PCISIG & use OxProm to reprogram the subsystem vendor ID fields with the new value; then choose the subsystem ID.



Older versions of Windows (e.g., Windows 95 or Win NT) do not support this facility.

3. Use the Oxford Semiconductor identification fields: Oxford Semiconductor assigns a subsystem ID to the board vendor, who programs the new value in using OxProm. To request a subsystem ID value, contact Oxford Semiconductor with a full functional description of the new add-in card.

The first solution is best for Windows NT systems because they do not recognize subsystem ID values. Windows 2000 systems can identify different cards if **oxpci.inf** specifies the subsystem ID values in the following format:

```
PCI\VEN_1415&DEV_9501&SUBSYS_00011415
```



Board vendors should not assign a new device ID or subsystem ID unless they have obtained their own vendor ID from the PCISIG. Oxford Semiconductor reserves the right to refuse to allocate a subsystem ID to a board vendor.

Examples

The following examples are provided for illustration only. They demonstrate methods of modifying the device vendor ID and subsystem ID fields.

Four Serial, Two Parallel Port Card

For this configuration it is necessary to use the internal UARTs and have two external parallel port chips on the local bus. The default ID can be used for the serial ports, but there must be a different ID for the local bus. The vendor can contact Oxford Semiconductor for a subsystem ID for the local bus, or obtain a vendor ID and define drivers for the entire card. The three possible approaches are given in [Tables 6 to 8](#).

	Four Serial Ports (Internal UARTs) Function 0	Two Parallel Ports (Local Bus) Function 1
Vendor ID ⁽¹⁾	0x1234	0x1234
Device ID	Chosen by vendor	Chosen by vendor
Subsystem Vendor ID ⁽¹⁾	0x1234	0x1234
Subsystem ID	Chosen by vendor	Chosen by vendor

Note: 1 In this example, the vendor ID is assumed to be 0x1234

In this case, the devices must be identified in **oxpci.inf** as follows:

```
PCI\VEN_1234&DEV_XXXX
PCI\VEN_1234&DEV_YYYY
```

where XXXX and YYYY are appropriate device ID for the UART.

	Four Serial Ports (Internal UARTs) Function 0	Two Parallel Ports (Local Bus) Function 1
Vendor ID	0x1415 (default)	0x1415 (default)
Device ID	0x9501 (default)	0x9511 (default)
Subsystem Vendor ID ⁽¹⁾	0x1234	0x1234
Subsystem ID	Chosen by vendor	Chosen by vendor

Note: 1 In this example, the subsystem vendor ID is assumed to be 0x1234

In this case, the devices must be identified in **oxpci.inf** as follows:

```
PCI\VEN_1415&DEV_9501&SUBSYS_XXXX1234
PCI\VEN_1415&DEV_9511&SUBSYS_YYYY1234
```

where XXXX and YYYY are appropriate device ID for the UART.

Table 6 Option 3: Obtain a Subsystem ID from Oxford Semiconductor & Use Other Values as Default

	Four serial ports (internal UARTs) Function 0	Two parallel ports (Local bus) Function 1
Vendor ID	0x1415 (default)	0x1415 (default)
Device ID	0x9501 (default)	0x9511 (default)
Subsystem Vendor ID	0x1415 (default)	0x1415 (default)
Subsystem ID	0x0001 (default)	0x00FF ⁽¹⁾

Note:

1 In this example, the allocated subsystem ID is assumed to be 0x00FF

In this case, the devices must be identified in **oxpci.inf** as follows:

```
PCI\VEN_1415&DEV_9501&SUBSYS_00011415
PCI\VEN_1415&DEV_9511&SUBSYS_00FF1415
```

Two Serial, One Parallel Port Card

It is not possible to limit the hardware to enable only two serial ports, so this solution requires a driver in the enumerator driver, which ensures that it only registers two ports. Oxford Semiconductor reserves device ID 0x950A for this, so the recommended solution is as shown in [Table 4](#).

Table 7 Two Serial, One Parallel Port Card

	Two Serial Ports (Internal UARTs) Function 0	One Parallel Port (Local Bus) Function 1
Vendor ID	0x1415	0x1415
Device ID	0x950A	0x9513
Subsystem Vendor ID	0x1415	0x1415
Subsystem ID	Default	Default

Driver versions 2.51 and greater associate device identity 0x950A as a two-serial port device. Designers should use the first two ports, because they are the ones that will be used by the driver.



For Windows NT4 systems, **oxser.inf** must be modified: all occurrences of 9501 must be changed to 950A before any drivers are installed.

One Parallel Port Only

It is not possible to disable the UARTs on the device, so this solution requires the user to install a null driver for them. Oxford Semiconductor has assigned a device ID for this (value 0x9500), so the recommended solution is as shown in [Table 5](#) on page 25.

	NULL Function, Function 0	One Parallel Port (Local Bus) Function 1
Vendor ID	0x1415	0x1415
Device ID	0x9500	0x9513
Subsystem Vendor ID	0x1415	0x1415
Subsystem ID	Default	Default

Drivers recognize device ID 0x9500 as a null function and load a null driver for this device.

This page is intentionally blank

Tables 11 to 13 summarize typical difficulties and suggests ways of overcoming them.

<i>Table 11 Communication Issues (Sheet 1 of 2)</i>	
Problem	Response
Although the system detects the ports, a terminal application does not	Ensure that the application supports COM ports other than the four legacy addresses (3f8, 2f8, 3e8, 2e8). If not, use an application that supports all COM devices, such as Quarterdeck Procomm Plus, or Ericom PowerTerm
Some or all ports do not communicate with other devices	<ol style="list-style-type: none"> 1 Ensure that the baud rates are correct. The 950 series UARTs have a flexible baud rate generator, which can accept differing crystal frequencies, pre-scaler values etc. The serial port configuration utility in the driver can set baud rate multipliers or override an application's baud rate setting 2 Two of the ports on each UART chip have RS422 line drivers on the evaluation board. These support higher data transfer rates, but do not interface to RS232 ports. Ensure that the correct ports are in use 3 Ensure that the parallel port transceiver is disabled (close LPTBUF# on JP6 LK1) 4 Ensure that the port has a clock signal, either from the OX16PCI954 oscillator, or from the TTL clock module. This is selected with XTALsel (internal UARTs) and CLKsel (local bus UARTs)
No response running a loop back test with a terminal program	<ol style="list-style-type: none"> 1 Ports 1 and 2 are RS232 and ports 3 and 4 are RS422—ensure that the loop back set-up is correct 2 Check that the loop back connector is wired correctly
The parallel port is recognized, but does not communicate with the printer or other device	<ol style="list-style-type: none"> 1 Ensure that the parallel port transceiver is enabled if present (clear LPTBUF# on JP6 LK1 on the evaluation board), also remove the OX16CI954 from the PLCC socket on the evaluation board 2 Ensure that the device is not ECP—the OXPCI954 only supports SPP and EPP drivers
The local bus does not work in Motorola mode	A connector is missing on early development boards. Call Oxford Semiconductor for details
When the board is installed in a system, it complains of a resource clash	<p>PCI devices should be able to share interrupts, but some device drivers cannot handle this feature. If another device is using one of the interrupts assigned to the OX16PCI954, try one of the following:</p> <ol style="list-style-type: none"> 1 Move the OX16PCI954 board to a different PCI slot 2 Change the system BIOS settings to allocate different resources (not all BIOS's have this feature) 3 Use the serial EEPROM to allocate one interrupt to both OX16PCI954 functions 4 Disable any non-critical device using the same interrupt—USB controllers sometimes cannot share resources adequately
Errors are detected at baud rates of 300 baud and less	The transmit FIFO length and receive FIFO length are set by default. For lower baud rates, the difference in length between the transmit and receive FIFOs should not exceed 123

<i>Table 11 Communication Issues (Sheet 2 of 2)</i>	
Problem	Response
How do I support flow control?	To support flow control, set MCR(1) and ECR(7:6)—the hardware then takes care of it. In addition, if you set IER(7:6) the device asserts a level 6 whenever CTS and RTS toggle


<i>Table 12 Driver Issues (Sheet 1 of 3)</i>	
Problem	Response
If the EEPROM is programmed with an invalid image it may not load the driver; flag an error	<p>To make the OS accept the card, try the following:</p> <ol style="list-style-type: none"> 1 Unplug the board from the system. 2 Locate the EEPROM on the card & unsolder pin 4 [DO] (This will not allow the EEPROM to be interrogated by the OS as the data out line is effectively disconnected) 3 Plug the board back in. The system now picks the default settings in the driver which will not be overwritten by the contents of the EEPROM. 4 Use OXPROM to erase the EEPROM 5 Unplug the board from the system 6 Re-solder pin 4 [DO] <p>When the system has recognized the card and installed all the appropriate driver files the board can be used. The EEPROM can then be reprogrammed using one of the .dat files provided for the OX16PCI954</p>

Table 12 Driver Issues (Sheet 2 of 3)

Problem	Response
<p>After downloading the drivers, <i>Device not found</i> appears on the event viewer</p>	<p>This can happen if either the vendor ID or subsystem ID is changed using OXPROM, which changes the contents of the EEPROM. The device driver looks for these fields and does not work if they have been changed. To change these fields, you have to change the .inf file.</p> <p>This can come about due to changes in some of the CIS information in the EEPROM making it different from information found in the Oxpci.inf file and if a parallel port is being used Oxpar.inf. For example the line below shows a vendor id of 1415 and no subsystem id being used.</p> <pre>[ControlFlags] ExcludeFromSelect=PCI\VEN_1415&DEV_9501 ExcludeFromSelect=PCI\VEN_1415&DEV_9511 ExcludeFromSelect=PCI\VEN_1415&DEV_9521 ExcludeFromSelect=PCI\VEN_1415&DEV_950A ExcludeFromSelect=PCI\VEN_1415&DEV_950B ExcludeFromSelect=PCI\VEN_1415&DEV_8401 ExcludeFromSelect=PCI\VEN_1415&DEV_9512 ExcludeFromSelect=PCI\VEN_1415&DEV_9510 ExcludeFromSelect=PCMCIA\PC_CARD-GENERIC-1748 ; Drivers ;----- [Manufacturer] %mfq%=mfq ; List of available devices [mfg] %PCI\VEN_1415&DEV_9501.DeviceDesc% = PCI_9501, PCI\VEN_1415&DEV_9501 %PCI\VEN_1415&DEV_9511.DeviceDesc% = PCI_9511, PCI\VEN_1415&DEV_9511 %PCI\VEN_1415&DEV_950A.DeviceDesc% = PCI_950A, PCI\VEN_1415&DEV_950A %PCI\VEN_1415&DEV_950B.DeviceDesc% = PCI_950B, PCI\VEN_1415&DEV_950B %PCI\VEN_1415&DEV_8401.DeviceDesc% = PCI_8401, PCI\VEN_1415&DEV_8401 %PCI\VEN_1415&DEV_9521.DeviceDesc% = PCI_9521, PCI\VEN_1415&DEV_9521 %PCI\VEN_1415&DEV_9512.DeviceDesc% = PCI_NULL, PCI\VEN_1415&DEV_9512 %PCI\VEN_1415&DEV_9500.DeviceDesc% = PCI_NULL, PCI\VEN_1415&DEV_9500 %PCI\VEN_1415&DEV_9510.DeviceDesc% = PCI_NULL, PCI\VEN_1415&DEV_9510 %Card0.DeviceDesc% = CF_950, PCMCIA\PC_CARD-GENERIC-1748</pre> <p>If changes are made to the vendor and subsystem id then these will have to be changed in the appropriate .inf files for a driver to be loaded.</p>
<p>Oxprom.exe and 15M operation does not work in NT</p>	<p>The Oxford Semiconductor NT driver does not support 15M. OxProm does not work in NT. Source code is available, subject to NDA</p>

<i>Table 12 Driver Issues (Sheet 3 of 3)</i>	
Problem	Response
Error message <i>The clock for COM9 was not detected, default to 1843200 Hz</i> appears	Systems that use 16-bit DLLs cannot auto-detect clock speeds for COM ports >8. It is necessary to select the device speed manually in Device Manager under Data Rates
Do the drivers support 4 x PCI cards?	Yes
Ports are not installed correctly in Windows 2000	<ol style="list-style-type: none"> 1 Check that the driver binaries are present in <code>winnt\system32\drivers</code> 2 Check one of the settings, FIFO or data rate tabs - if it can see the UART it should identify the device in the top right 3 If the development board is not being used, the UARTs may have mapped to different memory addresses. Recompile <code>oxmfuf.sys</code> to use I/O mapping—it will be a bit slower but does not have to work out the memory base address

<i>Table 13 Hardware Issues (Sheet 1 of 2)</i>	
Problem	Response
I want to use the device from 4.4 to 5.5 volts. What are the characteristics of the device over this temp range?	<p>For the supply voltage there is an approximate scaling factor although this is not linear. The data sheet is specified for the worst case (i.e. 4.75 volts).</p> <p>$K_v(5.00\text{ V}) = 1.0$ $K_v(4.75\text{ V}) = 1.04$ $K_v(4.5\text{ V}) = 1.07$</p> <p>where K_v equates to degrees Kelvin. The process is specified from 4.5 to 5.5 volts. At 4.4 volts the scaling factor is about 1.1 so the worst case delays are around $(1.1/1.04) \times$ the original delay</p>
How do I reduce the quiescent current during standby?	To reduce the quiescent current, tie all pins as internal pull ups and downs as given in the data sheet. Oscillator leakage figures are not available, but this should be tied to a rail and not left floating
PC will not turn off with the OX16PCI954 installed	Apply a PME# pin isolator. Newer demonstration boards have this modification applied
System doesn't detect the correct devices	Close TEST link on JP6 LK1 and ensure that the MODE links are set correctly on the evaluation board. The test pin must be connected to GND
I cannot set the RS485 driver enables using DTR	The MCR and ACR registers are required to enable RS485. Set ACR first and then MCR. Then the chip automatically asserts DTR to transmit
At high baud rates the data throughput is very slow	<ol style="list-style-type: none"> 1 The application requests a port at a certain speed. The driver calculates which divider to use based on criteria including the crystal speed. If the port speed cannot be achieved within 2%, then it goes slowly. The crystal must be a multiple of 1.8432 MHz 2 First revision evaluation boards have transistors Q1, 2, 3, & 4 just above the PCI connector. Later versions have resistors in these places
Which mode allows us to use MIO pins for our own use?	Mode 00 or 01
I am not getting the correct number in the RFL register	Read this register until 2 consecutive values are the same. The value can change while it is being read, and so will output garbage

Table 13 Hardware Issues (Sheet 2 of 2)																
Problem	Response															
Which pull-up values are recommend for STB#, AFD#, INIT# and SLIN#?	2k2, as there are no internal pull ups															
What does mode 10 do?	In mode 10 each has 16 pins corresponding to it which allows you to set these values in hardware. Mode 10 provides a quad-speed UART, but instead of the parallel port or local bus it has the facility to set Subsystem ID and Vendor ID. This mode allows manufacturers who do not require the parallel port or local bus to set the Subsystem ID and subsystem vendor ID without an EEPROM															
Why use the 220-k Ω , 470 Ω , 68 pf, 22 pf configuration for the crystal oscillator?	<p>The feedback resistor is used to add stability because it is being used for a wider range of frequencies than specified.</p> <p>Crystal Oscillator Circuit</p> <p>The OX16PCI954 provides the XTLO output pin to drive a crystal oscillator circuit. The circuit is shown below with suggested component values. Owing to the nature of such circuits, some variation in values may be required to ensure stable oscillation at different frequencies. The total load capacitance (C1 and C2 in series) however, should be approximately that stated by the crystal manufacturer (nominally 16pF).</p>  <table border="1"> <thead> <tr> <th>Frequency Range (MHz)</th> <th>C₁ (pF)</th> <th>C₂ (pF)</th> <th>R₁ (Ω)</th> <th>R₂ (Ω)</th> </tr> </thead> <tbody> <tr> <td>1.8432 - 8</td> <td>68</td> <td>22</td> <td>220k</td> <td>470R</td> </tr> <tr> <td>8-60</td> <td>33-68</td> <td>33 – 68</td> <td>220k-2M2</td> <td>470R</td> </tr> </tbody> </table> <p>Note: For better stability use a smaller value of R₁. Increase R₁ to reduce power consumption.</p> <p>The total capacitive load (C1 in series with C2) should be that specified by the crystal manufacturer (nominally 16pF).</p> <p>If particular problems are encountered with baud rates and the use of drivers options see the application note <i>Setting UART baud rates under Windows</i></p>	Frequency Range (MHz)	C ₁ (pF)	C ₂ (pF)	R ₁ (Ω)	R ₂ (Ω)	1.8432 - 8	68	22	220k	470R	8-60	33-68	33 – 68	220k-2M2	470R
Frequency Range (MHz)	C ₁ (pF)	C ₂ (pF)	R ₁ (Ω)	R ₂ (Ω)												
1.8432 - 8	68	22	220k	470R												
8-60	33-68	33 – 68	220k-2M2	470R												
Does the device support D3 cold?	The device does not support D3 cold															
List specifications that the device complies with?	PCI interface complies with version 2.2 of the PCI Bus Specification and version 1.0 of PCI Power Management Specification															
INTB does not work correctly?	<ol style="list-style-type: none"> 1 Ensure all unused MIO pins are pulled low, otherwise they could generate interrupts. Also ensure that MIO pins used as inputs do not have a static input (i.e., are pulled constantly high) as this causes a continuous interrupt to be generated 2 If a static input is required, an EEPROM should be used (recommended) as this allows the MIO input to be masked off (disabled) 															
With my board set-up for 8 serial ports my PC either resets or blue screens as a consequence	Bit 2 of the Local Configuration and Control register (LCC, offset 0x00) enables the UART clock output. When this bit is set, the buffered UART clock output pin (UART_CLK_Out) is active. When low the UART_CLK_Out is permanently low (this is the default setting) and must be enabled. To do this an EEPROM is required and used in conjunction with OxProm (see the <i>OxProm EEPROM Programming User Guide</i> from details)															

This page is intentionally blank