

LP38690/LP38692 1A Low Dropout CMOS Linear Regulators Stable with Ceramic Output Capacitors

General Description

The LP38690/2 low dropout CMOS linear regulators provide tight output tolerance (2.5% typical), extremely low dropout voltage (450mV @ 1A load current, $V_{OUT} = 5V$), and excellent AC performance utilizing ultra low ESR ceramic output capacitors.

The low thermal resistance of the LLP, SOT-223 and T0-252 packages allow the full operating current to be used even in high ambient temperature environments.

The use of a PMOS power transistor means that no DC base drive current is required to bias it allowing ground pin current to remain below 100 μ A regardless of load current, input voltage, or operating temperature.

Dropout Voltage: 450 mV (typ) @ 1A (typ. 5V out). Ground Pin Current: 55 μ A (typ) at full load. Precision Output Voltage: 2.5% (25°C) accuracy.

Features

2.5% output accuracy (25°C)

Low dropout voltage: 450mV @ 1A (typ, 5V out)

Wide input voltage range (2.7V to 10V)

Precision (trimmed) bandgap reference

Guaranteed specs for -40°C to +125°C

1µA off-state quiescent current

Thermal overload protection

Foldback current limiting


T0-252, SOT-223 and 6-Lead LLP packages

Enable pin (LP38692)

Applications

Hard Disk Drives
Notebook Computers
Battery Powered Devices
Portable Instrumentation


Typical Application Circuits




Note: * Minimum value required for stability.


**LLP package devices only.

Connection Diagrams






6-Lead LLP, Bottom View LP38690SD-X.X



SOT-223, Top View LP38692MP-X.X



6-Lead LLP, Bottom View LP38692SD-X.X

Pin Description

PIN	DESCRIPTION			
V _{IN}	This is the input supply voltage to the regulator. For LLP devices, both $V_{\rm IN}$ pins must be tied together for full current operation (500mA maximum per pin).			
GND	Circuit ground for the regulator. This is connected to the die through the lead frame, and also functions as the heat sink when the large ground pad is soldered down to a copper plane.			
SNS	Output sense pin allows remote sensing at the load which will eliminate the error in output voltage due to voltage drops caused by the resistance in the traces between the regulator and the load. This pin must be tied to V_{OUT} .			
V _{EN}	The enable pin allows the part to be turned ON and OFF by pulling this pin high or low.			
V _{OUT}	Regulated output voltage.			

Ordering Information

Order Number	Package Marking	Package Type	Package Drawing	Supplied As
LP38690SD-1.8	L113B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-2.5	L114B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-3.3	L115B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-5.0	L116B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690DT-1.8	LP38690DT-1.8	TO-252	TD03B	75 Units per Rail
LP38690DT-2.5	LP38690DT-2.5	TO-252	TD03B	75 Units per Rail
LP38690DT-3.3	LP38690DT-3.3	TO-252	TD03B	75 Units per Rail
LP38690DT-5.0	LP38690DT-5.0	TO-252	TD03B	75 Units per Rail
LP38692SD-1.8	L123B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-2.5	L124B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-3.3	L125B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-5.0	L126B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692MP-1.8	LJPB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-2.5	LJRB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-3.3	LJSB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-5.0	LJTB	SOT-223	MP05A	1000 Units Tape and Reel
LP38690SDX-1.8	L113B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-2.5	L114B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-3.3	L115B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-5.0	L116B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690DTX-1.8	LP38690DT-1.8	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-2.5	LP38690DT-2.5	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-3.3	LP38690DT-3.3	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-5.0	LP38690DT-5.0	TO-252	TD03B	2500 Units Tape and Reel
LP38692SDX-1.8	L123B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-2.5	L124B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-3.3	L125B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-5.0	L126B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692MPX-1.8	LJPB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-2.5	LJRB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-3.3	LJSB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-5.0	LJTB	SOT-223	MP05A	2000 Units Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range -65°C to +150°C
Lead Temp. (Soldering, 5 seconds) 260°C
ESD Rating (Note 3) 2 kV
Power Dissipation (Note 2) Internally Limited

 $\begin{array}{lll} \mbox{V(max) All pins (with respect to GND)} & -0.3\mbox{V to 12V} \\ \mbox{I}_{\mbox{OUT}} & \mbox{Internally Limited} \\ \mbox{Junction Temperature} & -40\mbox{°C to +150\mbox{°C}} \end{array}$

Operating Ratings

V_{IN} Supply Voltage 2.7V to 10V
Operating Junction -40°C to +125°C
Temperature Range

Electrical Characteristics Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_{OUT} + 1V$, $C_{IN} = C_{OUT} = 10 \ \mu\text{F}$, $I_{LOAD} = 10 \text{mA}$. Min/Max limits are guaranteed through testing, statistical correlation, or design.

Symbol	Parameter	Conditions	MIN	TYP (Note 4)	MAX	Units	
			-2.5		2.5		
V _O	Output Voltage Tolerance	100 μA < I _L < 1A V _O + 1V V _{IN} 10V	-5.0		5.0	%V _{OUT}	
V _O / V _{IN}	Output Voltage Line Regulation (Note 6)	$V_O + 0.5V$ V_{IN} 10V $I_L = 25$ mA		0.03	0.1	%/V	
V _O / I _L	Output Voltage Load Regulation (Note 7)	1 mA < I _L < 1A V _{IN} = V _O + 1V		1.8	5	%/A	
V _{IN} - V _{OUT}	Dropout Voltage (Note 8)	(V _O = 1.8V) I _L = 1A		950	1600	mV	
		$(V_O = 2.5V)$ $I_L = 0.1A$ $I_L = 1A$		80 800	145 1300		
		$(V_O = 3.3V)$ $I_L = 0.1A$ $I_L = 1A$		65 650	110 1000		
		$(V_O = 5V)$ $I_L = 0.1A$ $I_L = 1A$		45 450	100 800		
I _Q	Quiescent Current	V _{IN} 10V, I _L =100 μA - 1A		55	100		
		V _{EN} 0.4V, (LP38692 Only)		0.001	1	μA	
I _L (MIN)	Minimum Load Current	V _{IN} - V _O 4V			100	1	
I _{FB}	Foldback Current Limit	V _{IN} - V _O > 5V		450		A	
		$V_{IN} - V_O < 4V$		1500		mA	
PSRR	Ripple Rejection	$V_{IN} = V_O + 2V(DC)$, with $1V(p-p) / 120Hz$ Ripple		55		dB	
T _{SD}	Thermal Shutdown Activation (Junction Temp)			160			
T _{SD} (HYST)	Thermal Shutdown Hysteresis (Junction Temp)			10	°C		

Symbol	Parameter	Conditions	MIN	TYP (Note 4)	MAX	Units
e _n	Output Noise	$BW = 10Hz \text{ to } 10kHz$ $V_O = 3.3V$		0.7		µV/√Hz
V _O (LEAK)	Output Leakage Current	$V_{O} = V_{O}(NOM) + 1V @ 10V_{IN}$		0.5	12	μA
V _{EN}	Enable Voltage (LP38692 Only)	Output = OFF			0.4	
		Output = ON, V _{IN} = 4V	1.8] ,,
		Output = ON, V _{IN} = 6V	3.0			V
		Output = ON, V _{IN} = 10V	4.0			
I _{EN}	Enable Pin Leakage	V _{EN} = 0V or 10V, V _{IN} = 10V	-1	0.001	1	μA

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink values (if a heatsink is used). The junction-to-ambient thermal resistance (J-A) for the TO-252 is approximately 90°C/W for a PC board mounting with the device soldered down to minimum copper area (less than 0.1 square inch). If one square inch of copper is used as a heat dissipator for the TO-252, the J-A drops to approximately 50°C/W. The SOT-223 package has a J-A of approximately 125°C/W when soldered down to a minimum sized pattern (less than 0.1 square inch) and approximately 70°C/W when soldered to a copper area of one square inch. The J-A values for the LLP package are also dependent on trace area, copper thickness, and the number of thermal vias used (refer to application note AN-1187). If power disspation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown

- Note 3: ESD is tested using the human body model which is a 100pF capacitor discharged through a 1.5k resistor into each pin.
- Note 4: Typical numbers represent the most likely parametric norm for 25°C operation.
- Note 5: If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.
- Note 6: Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
- Note 7: Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from 1mA to full load.
- Note 8: Dropout voltage is defined as the minimum input to output differential required to maintain the output within 100mV of nominal value.

Block Diagrams




FIGURE 1. LP38690 Functional Diagram (LLP)




FIGURE 2. LP38690 Functional Diagram (TO-252)




FIGURE 3. LP38692 Functional Diagram (LLP)







FIGURE 4. LP38692 Functional Diagram (SOT-223)






Noise vs Frequency


Noise vs Frequency





20126637





Ripple Rejection 60 50 RIPPLE REJECTION (dB) 40 30 C_{OUT} = 100 μF V_{IN}(DC) = 5.3V $V_{IN}(AC) = 1V(p-p)$ 10 V_{OUT} = 3.3V 10 100 1k 10k 100k FREQUENCY (Hz) 20126620

























com 10














Application Hints

EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

INPUT CAPACITOR: An input capacitor of at least $1\mu F$ is required (ceramic recommended). The capacitor must be located not more than one centimeter from the input pin and returned to a clean analog ground.

OUTPUT CAPACITOR: An output capacitor is required for loop stability. It must be located less than 1 centimeter from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them.

The minimum amount of output capacitance that can be used for stable operation is $1\mu F$. Ceramic capacitors are recommended (the LP38690/2 was designed for use with ultra low ESR capacitors). The LP38690/2 is stable with any output capacitor ESR between zero and 100 Ohms.

ENABLE PIN (LP38692 only): The LP38692 has an enable pin which turns the regulator output on and off. Pulling the enable pin down to a logic low will turn the part off. The voltage the pin has to be pulled up to in order to assure the part is on depends on input voltage (refer to Electrical Characteristics section). This pin should be tied to V_{IN} if the enable function is not used.

Foldback Current Limiting: Foldback current limiting is built into the LP38690/2 which reduces the amount of output current the part can deliver as the output voltage is reduced. The amount of load current is dependent on the differential voltage between V_{IN} and V_{OUT} . Typically, when this differential voltage exceeds 5V, the load current will limit at about 450 mA. When the V_{IN} - V_{OUT} differential is reduced below 4V, load current is limited to about 1500 mA.

SELECTING A CAPACITOR

It is important to note that capacitance tolerance and variation with temperature must be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range.


Capacitor Characteristics

CERAMIC: For values of capacitance in the 10 to 100 μ F range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than 10 m

a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency. **Total Output Noise** or **Broad-Band Noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies. Attention should be paid to the units of measurement. Spot noise is measured in units μ V/root-Hz or nV/root-Hz and total output noise is measured in μ V(rms)

The primary source of noise in low-dropout regulators is the internal reference. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current).

Physical Dimensions inches (millimeters) unless otherwise noted (1 DIMENSIONS ARE IN MILLIMETERS DIMENSION IN () FOR REFERENCE ONLY (6X 0.6)-(0.1) (6X 0.35) — (4X 0.95) RECOMMENDED LAND PATTERN — C PIN 1 INDEX AREA-PIN 1 ID-(45° X 0.25) 6X 0.4±0.1o - 3 ± 0 . 1 A 4X 0.95 2 X 1.9 SDE06A (Rev A) 6-lead, LLP Package NS Package Number SDE06A — (5.5) → (5.7) (11.1)(2X 1.7) (2X 1.3) DIMENSIONS ARE IN MILLIMETERS ~ (4.57) |-LAND PATTERN RECOMMENDATION **В** A 2X 1.2±0.05 - 5.36 0:10 --0.52±0.05 SEATING PLANE 4.32 MIN 9.7±0.15 0.83±0.1 3X 0.75±0.1 -0.51 MIN 2 X 2 . 285 0.17 4.57 0.52±0.05 TD03B (Rev C) TO-252 Package NS Package Number TD03B



MP05A (Rev A)

SOT-223 Package NS Package Number MP05A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products			Design Support		
Amplifiers		www.national.com/amplifiers	-	www.national.com/webench	
Audio	Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959	National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288	Pacific Technical Support Cent Email: ap.support@nsc.com	ter Technical Support Center Email: jpn.feedback@nsc.com	