

LMH6739 Very Wideband, Low Distortion Triple Video Buffer **General Description**

The LMH6739 is a very wideband, DC coupled monolithic selectable gain buffer designed specifically for ultra high resolution video systems as well as wide dynamic range systems requiring exceptional signal fidelity. Benefiting from National's current feedback architecture, the LMH6739 offers gains of -1, 1 and 2. At a gain of +2 the LMH6739 supports ultra high resolution video systems with a 400 MHz 2 V_{PP} 3 dB Bandwidth. With 12-bit distortion level through 30 MHz $(R_1 = 100)$, 2.3nV/ Hz input referred noise, the LMH6739 is the ideal driver or buffer for high speed flash A/D and D/A converters. Wide dynamic range systems such as radar and communication receivers requiring a wideband amplifier offering exceptional signal purity will find the LMH6739's low input referred noise and low harmonic distortion make it an attractive solution. The LMH6739 is offered in a space saving SSOP package.


Features

750 MHz -3 dB small signal bandwidth (A₁ = +1) -85 dBc 3rd harmonic distortion (20 MHz) 2.3 nV/√Hz input noise voltage 3300 V/µs slew rate 32 mA supply current (10.6 mA per op amp) 90 mA linear output current 0.02/0.01 Diff. Gain/ Diff. Phase (R_I = 150) 2mA shutdown current

Applications

RGB video driver High resolution projectors Flash A/D driver D/A transimpedance buffer Wide dynamic range IF amp Radar/communication receivers DDS post-amps Wideband inverting summer Line driver

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
16-Pin SSOP	LMH6739MQ	LH6739MQ	95 Units/Rail	MQA16	
	LMH6739MQX	LH0739WQ	2.5k Units Tape and Reel	IVIQATO	

VIP10™ is a trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 3)

Human Body Model 2000V Machine Model 200V

Supply Voltage (V+ - V-) 13.2V

I_{OUT} (Note 4)

Common Mode Input Voltage $\pm V_{CC}$ Maximum Junction Temperature $+150^{\circ}C$

Storage Temperature Range -65°C to +150°C

Soldering Information

Infrared or Convection (20 sec.) 235°C
Wave Soldering (10 sec.) 260°C
Storage Temperature Range -65°C to +150°C

Operating Ratings (Note 1)

Temperature Range (Note 5) -40°C to +85°C Supply Voltage (V+ - V-) 8V to 12V

Thermal Resistance

 Package
 (JC)
 (JA)

 16-Pin SSOP
 36°C/W
 120°C/W

Electrical Characteristics (Note 2)

 $T_A = 25^{\circ}C$, $A_V = +2$, $V_{CC} = \pm 5V$, $R_L = 100$; unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
Frequency	Domain Performance	-	, ,	, ,	,	
UGBW	-3 dB Bandwidth	Unity Gain, V _{OUT} = 200 mV _{PP}		750		MHz
SSBW	–3 dB Bandwidth	V _{OUT} = 200 mV _{PP}		480		
LSBW		V _{OUT} = 2 V _{PP}		400		MHz
	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}		150		MHz
GFR2	Rolloff	@ 300 MHz, V _{OUT} = 2 V _{PP}		1.0		dB
Time Dom	ain Response		· ·			
TRS	Rise and Fall Time	2V Step		0.9		no
TRL	(10% to 90%)	5V Step		1.7		ns
SR	Slew Rate	5V Step		3300		V/µs
t _s	Settling Time to 0.1%	2V Step		10		ns
t _e	Enable Time	From Disable = rising edge.		7.3		ns
t _d	Disable Time	From Disable = falling edge.		4.5		ns
Distortion			•			
HD2L	2 nd Harmonic Distortion	2 V _{PP} , 5 MHz		-80		
HD2		2 V _{PP} , 20 MHz		-71		dBc
HD2H		2 V _{PP} , 50 MHz		-55		
HD3L	3rd Harmonic Distortion	2 V _{PP} , 5 MHz		-90		
HD3		2 V _{PP} , 20 MHz		-85		dBc
HD3H		2 V _{PP} , 50 MHz		-65		
Equivalent	Input Noise					
V _N	Non-Inverting Voltage	>1 MHz		2.3		nV/√Hz
I _{CN}	Inverting Current	>1 MHz		12		pA/√Hz
N _{CN}	Non-Inverting Current	>1 MHz		3		pA/√Hz
Video Perf	ormance			l .		<u> </u>
DG	Differential Gain	4.43 MHz, R _L = 150		.02		%
DP	Differential Phase	4.43 MHz, R _L = 150		.01		degree
Static. DC	Performance	, L		l .		
V _{OS}	Input Offset Voltage (Note 8)			0.5	±2.5 ± 4.5	mV
I _{BN}	Input Bias Current (Note 8)	Non-Inverting	-16 -21	-8	0 +5	μV
I _{BI}	Input Bias Current (Note 8)	Inverting		-2	±30 ±40	μΑ

Symbol	Parameter	Conditions	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
PSRR	Power Supply Rejection Ratio (Note 8)		50 48.5	53		dB
CMRR	Common Mode Rejection Ratio (Note 8)		46 44	50		dB
I _{cc}	Supply Current (Note 8)	All three amps Enabled, No Load		32	35 40	mA
	Supply Current Disabled V+	R _L =		1.9	2.2	mA
	Supply Current Disabled V-	R _L =		1.1	1.3	mA
	Internal Feedback & Gain Set Resistor Value		375	450	525	
	Gain Error	R _L =		0.2	±1.1	%
Miscellane	eous Performance					
R _{IN} +	Non-Inverting Input Resistance			1000		k
C _{IN} +	Non-Inverting Input Capacitance			.8		pF
R _{IN} -	Inverting Input Impedance	Output impedance of input buffer.		30		
R _O	Output Impedance	DC		0.05		
V _O	Output Voltage Range (Note 8)	$R_{L} = 100$	±3.25 ±3.1	±3.5		V
		R _L =	±3.65 ±3.5	±3.8		V
CMIR	Common Mode Input Range (Note 8)	CMRR > 40 dB	±1.9 ±1.7	±2.0		V
I _o	Linear Output Current (Notes 4, 8)	$V_{IN} = 0V$, $V_{OUT} < \pm 30 \text{ mV}$	80 60	90		mA
I _{SC}	Short Circuit Current (Note 9)	V _{IN} = 2V Output Shorted to Ground		160		mA
I _{IH}	Disable Pin Bias Current High	Disable Pin = V+		10		μΑ
I _{IL}	Disable Pin Bias Current Low	Disable Pin = 0V		-350		μA
V _{DMAX}	Voltage for Disable	Disable Pin V _{DMAX}			0.8	V
V _{DMIM}	Voltage for Enable	Disable Pin V _{DMIN}	2.0			V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_{J} > T_A$. See Applications Information for information on temperature de-rating of this device. Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.

Note 3: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 4: The maximum output current (I_{OUT}) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Information for more details.

Note 5: The maximum power dissipation is a function of $T_{J(MAX)}$, J_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)^J$ J_A . All numbers apply for packages soldered directly onto a PC Board.

Note 6: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.


Note 7: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

Note 8: Parameter 100% production tested at 25° C.


Note 9: Short circuit current should be limited in duration to no more than 10 seconds. See the Power Dissipation section of the Application Information for more details

Typical Performance Characteristics $A_V = +2$, $V_{CC} = \pm 5V$, $R_L = 100$; unless otherwise specified).

Large Signal Frequency Response




Small Signal Frequency Response




2010413

Frequency Response vs. $V_{\rm OUT}$




Frequency Response vs. Supply Voltage




20104116

Gain Flatness




20104139


Gain Flatness, Dual Input Buffer




20104140




Series Output Resistance vs. Capacitive Load




Distortion vs. Frequency




Frequency Response vs. Capacitive Load




Open Loop Gain and Phase




10 MHz HD vs. Output Level



20104134






CMRR vs. Frequency













Disable Timing






20104112






20104105

1. Recommended Non-Inverting Gain Circuit, Gain = +2



2. Recommended Non-Inverting Gain Circuit, Gain +1



RE 3. Recommended Inverting Gain Circuit, Gain = -1

GENERAL INFORMATIONThe LMH6739 is a high speed current feedback selectable

gain buffer (SGB), optimized for very high speed and low distortion. With its internal feedback and gain-setting resistors the LMH6739 offers excellent AC performance while simplifying board layout and minimizing the affects of layout related parasitic components. The LMH6739 has no internal ground reference so single or split supply configurations are both equally useful.

SETTING THE CLOSED LOOP GAIN


The LMH6739 is a current feedback amplifier with on-chip $R_F = R_G = 450$. As such it can be configured with an $A_V = +2$, $A_V = +1$, or an $A_V = -1$ by connecting pins 3 and 4 as described in the chart below.

GAIN A _V	INPUT CONNECTIONS			
	Non-Inverting	Inverting		
−1 V/V	Ground	Input Signal		
+1 V/V	Input Signal	NC (Open)		
+2 V/V	Input Signal	Ground		

The gain of the LMH6739 is accurate to $\pm 1\%$ and stable over temperature. The internal gain setting resistors, R_F and R_{G^+} match very well. However, over process and temperature their absolute value will change. Using external resistors in series with R_G to change the gain will result in poor gain accuracy over temperature and from part to part.

20104130

FIGURE 4. Correction for Unity Gain Peaking



2010412

FIGURE 5. Frequency Response for Circuit in Figure 4

U Q

UNITY GAIN COMPENSATION

With a current feedback Selectable Gain Buffer like the LMH6739, the feedback resistor is a compromise between the value needed for stability at unity gain and the optimized value used at a gain of two. The result of this compromise is substantial peaking at unity gain. If this peaking is undesirable a simple RC filter at the input of the buffer will smooth the frequency response shown as *Figure 4*. *Figure 5* shows the results of a simple filter placed on the non-inverting input. See *Figure 6* and *Figure 7* for another method for reducing unity gain peaking.




FIGURE 6. Alternate Unity Gain Compensation




FIGURE 7. Frequency Response for Circuit in Figure 6




FIGURE 8. Decoupling Capacitive Loads

DRIVING CAPACITIVE LOADS

Capacitive output loading applications will benefit from the use of a series output resistor $R_{\rm OUT}.$ Figure 8 shows the use of a series output resistor, $R_{\rm OUT}.$ to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The charts "Suggested $R_{\rm OUT}$ vs. Cap Load" give a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for .5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of $R_{\rm OUT}$ can be reduced slightly from the recommended values.

LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. The LMH730275 is the evaluation board supplied with samples of the LMH6739.

To reduce parasitic capacitances ground and power planes should be removed near the input and output pins. Components in the feedback loop should be placed as close to the device as possible. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends.

Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. The LMH6739 has multiple power and ground pins for enhanced supply bypassing. Every pin should ideally have a separate bypass capacitor. Sharing bypass capacitors may slightly degrade second order harmonic performance, especially if the supply traces are thin and /or long. In Figure 1 and Figure 2 $\rm C_{SS}$ is optional, but is recommended for best second harmonic distortion. Another option to using $\rm C_{SS}$ is to use pairs of .01 $\rm \mu F$ and .1 $\rm \mu F$ ceramic capacitors for each supply bypass.

VIDEO PERFORMANCE

9

The LMH6739 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 4 shows a typical configuration for driving a 75 Cable. The amplifier is configured for a gain of two to make up for the 6 dB of loss in $\rm R_{OUT}.$




FIGURE 9. Maximum Power Dissipation

POWER DISSIPATION

The LMH6739 is optimized for maximum speed and performance in the small form factor of the standard SSOP-16 package. To achieve its high level of performance, the LMH6739 consumes an appreciable amount of quiescent current which cannot be neglected when considering the total package power dissipation limit. The quiescent current contributes to about 40° C rise in junction temperature when no additional heat sink is used ($V_S = \pm 5V$, all 3 channels on). Therefore, it is easy to see the need for proper precautions to be taken in order to make sure the junction temperature's absolute maximum rating of 150°C is not violated.

To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the $T_{\rm JMAX}$ is never exceeded due to the overall power dissipation (all 3 channels).

With the LMH6739 used in a back-terminated 75 RGB analog video system (with 2 V_{PP} output voltage), the total power dissipation is around 435 mW of which 340 mW is due to the quiescent device dissipation (output black level at 0V). With no additional heat sink used, that puts the junction temperature to about 140° C when operated at 85°C ambient.

To reduce the junction temperature many options are available. Forced air cooling is the easiest option. An external addon heat-sink can be added to the SSOP-16 package, or alternatively, additional board metal (copper) area can be utilized as heat-sink.

An effective way to reduce the junction temperature for the SSOP-16 package (and other plastic packages) is to use the copper board area to conduct heat. With no enhancement the major heat flow path in this package is from the die through the metal lead frame (inside the package) and onto the surrounding copper through the interconnecting leads. Since high frequency performance requires limited metal near the device pins the best way to use board copper to remove heat is through the bottom of the package. A gap filler with high thermal conductivity can be used to conduct heat from the bottom of the package to copper on the circuit board. Vias to a ground or power plane on the back side of the circuit board will provide additional heat dissipation. A combination of front side copper and vias to the back side can be combined as well.

Follow these steps to determine the maximum power dissipation for the LMH6739:

- 1. Calculate the quiescent (no-load) power: $P_{AMP} = I_{CC}^*$ (V_S) $V_S = V^{+-}V^{-}$
- 2. Calculate the RMS power dissipated in the output stage: P_D (rms) = rms ($(V_S V_{OUT})^*I_{OUT}$) where V_{OUT} and I_{OUT} are the voltage and current across the external load and V_S is the total supply current
- 3. Calculate the total RMS power: $P_T = P_{AMP} + P_D$

The maximum power that the LMH6739 package can dissipate at a given temperature can be derived with the following equation (See *Figure 9*):

 $P_{MAX} = (150^{\circ} - T_{AMB})/_{JA}$, where $T_{AMB} =$ Ambient temperature (°C) and $_{JA} =$ Thermal resistance, from junction to ambient, for a given package (°C/W). For the SSOP package $_{JA}$ is 120° C/W.


ESD PROTECTION

The LMH6739 is protected against electrostatic discharge (ESD) on all pins. The LMH6739 will survive 2000V Human Body model and 200V Machine model events.

Under closed loop operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6739 is driven by a large signal while the device is powered down the ESD diodes will conduct.

The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.

Physical Dimensions inches (millimeters) unless otherwise noted



NS Package Number MQA16

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560