

# LM3500 Synchronous Step-up DC/DC Converter for White LED **Applications General Description**

The LM3500 is a fixed frequency synchronous step-up DC/DC converter in a small 8-bump thin micro SMD package. The LM3500 is ideal for white LED applications for cellular phone back-lighting requiring low current and high efficiency. Its fixed 1MHz operating frequency allows the use of small, low ESR capacitors as well as a more predictable frequency spectrum, which is important in cellular phone applications. The LM3500 can drive 2 to 4 white LEDs in series from a single Li-lon battery or 3 cell NiMH with no external rectification diode. For white LED applications, a single external resistor is used to set the maximum LED current. The white LED current can easily be adjusted using a pulse width modulated (PWM) signal on the shutdown pin. The LM3500 uses special protection circuitry on the output to prevent an overvoltage event if the primary white LED network should be disconnected eliminating the need of an extra protection Zener diode. In shutdown, the LM3500 disconnects the input and output creating a true isolation preventing any LED light from emitting over the full input operating voltage range and temperature.

## Features

- Synchronous rectification, high efficiency and no external schottky diode required
- Uses small surface mount components
- Can drive up to 3 (or 4 low V<sub>F</sub>) white LEDs in series
- 2.7V to 7V input range
- True shutdown isolation
- Input undervoltage lockout
- Output overvoltage protection, no external zener diode required
- Requires only a small 16V ceramic capacitor at the output
- Thermal Shutdown
- 0.1µA shutdown current
- Small 8-bump thin micro SMD package

## Applications

- LCD Bias Supplies
- White LED Back-Lighting
- Handheld Devices
- **Digital Cameras**
- Portable Applications

# **Typical Application Circuit**





FIGURE 1. Typical 3 LED Application

LM3500

## **Connection Diagram**



 $T_{J(MAX)} = 125^{\circ}C, \theta_{JA} = 220^{\circ}C/W$  (Note 3)

## **Ordering Information**

Order Number	er Number Package Type NSC Package Drawing Top Mark		Supplied As	
LM3500TL-16	micro SMD	TL08SSA	C18	250 Units, Tape and Reel
LM3500TLX-16	micro SMD	TL08SSA	C18	3000 Units, Tape and Reel

## **Pin Description/Functions**

Pin	Name	Function		
A1	AGND	Analog ground.		
B1	V <sub>IN</sub>	Analog and Power supply input.		
C1	V <sub>OUT</sub>	PMOS source connection for synchronous rectification.		
C2	V <sub>sw</sub>	Switch pin. Drain connections of both NMOS and PMOS power devices.		
C3	GND	Power Ground.		
B3	FB	Output voltage feedback connection.		
A3	NC	No internal connection made to this pin.		
A2	SHDN	Shutdown control pin.		

AGND(pin A1): Analog ground pin. The analog ground pin should tie directly to the GND pin.

 $V_{IN}$ (pin B1): Analog and Power supply pin. Bypass this pin with a capacitor, as close to the device as possible, connected between the  $V_{IN}$  and GND pins.

 $V_{OUT}$ (pin C1): Source connection of internal PMOS power device. Connect the output capacitor between the  $V_{OUT}$  and GND pins as close as possible to the device.

 $V_{sw}$ (pin C2): Drain connection of internal NMOS and PMOS switch devices. Keep the inductor connection close to this pin to minimize EMI radiation.

**GND(pin C3):** Power ground pin. Tie directly to ground plane.

**FB(pin B3):** Output voltage feedback connection. Set the primary White LED network current with a resistor from the FB pin to GND. Keep the current setting resistor close to the device and connected between the FB and GND pins.

**NC(pin A3):** No internal connection is made to this pin. The maximum allowable voltage that can be applied to this pin is 7.5V.

**SHDN**(pin A2): Shutdown control pin. Disable the device with a voltage less than 0.3V and enable the device with a voltage greater than 1.1V. The white LED current can be controlled using a PWM signal at this pin. There is an internal pull down on the SHDN pin, the device is in a normally off state.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V <sub>IN</sub>	-0.3V to 7.5V
V <sub>OUT</sub> (Note 2)	-0.3V to 16V
V <sub>SW</sub> (Note 2)	–0.3V to V <sub>OUT</sub> +0.3V
FB Voltage	-0.3V to 7.5V
SHDN Voltage	-0.3V to 7.5V
NC	-0.3V to 7.5V
Maximum Junction Temperature	150°C
Lead Temperature	
(Soldering 10 sec.)	300°C
Vapor Phase	
(60 sec.)	215°C
Infrared	
(15 sec.)	220°C

ESD Ratings (Note 4) Human Body Model Machine Model

# **Operating Conditions**

Junction Temperature	
(Note 3)	-40°C to +125°C
Supply Voltage	2.7V to 7V

## **Thermal Properties**

Junction to Ambient Thermal	220°C/W
Resistance ( $\theta_{JA}$ ), 8-pin micro	
SMD package (Note 3)	

# **Electrical Characteristics**

Specifications in standard type face are for  $T_A = 25^{\circ}C$  and those in **boldface type** apply over the **Operating Temperature Range of T\_A = -10^{\circ}C to +85°C.** Unless otherwise specified V<sub>IN</sub> =2.7V.

Symbol Parameter		r Conditions		Typ (Note 6)	Max (Note 5)	Units	
Ι <sub>Q</sub>	Quiescent Current, DeviceFB > 0.54VNot SwitchingFB > 0.54V			0.95	1.2	mA	
	Quiescent Current, Device Switching	FB = 0V		1.8	2.5	ma	
	Shutdown	SHDN = 0V		0.1	2	μA	
V <sub>FB</sub>	FeedbackVoltage	$V_{IN} = 2.7V$ to 7V	0.47	0.5	0.53	V	
$\Delta V_{FB}$	FeedbackVoltage Line Regulation	$V_{IN} = 2.7V$ to 7V		0.1	0.4	%/V	
I <sub>CL</sub>	Switch Current Limit	V <sub>IN</sub> = 2.7V, Duty Cycle = 80%	275	400	480		
		V <sub>IN</sub> = 3.0V, Duty Cycle = 70%	255	400	530	mA	
I <sub>B</sub>	FB Pin Bias Current	FB = 0.5V (Note 7)		45	200	nA	
V <sub>IN</sub>	Input Voltage Range		2.7		7.0	V	
R <sub>DSON</sub>	NMOS Switch R <sub>DSON</sub>	V <sub>IN</sub> = 2.7V, I <sub>SW</sub> = 300mA			0.43	Ω	
	PMOS Switch R <sub>DSON</sub>	$V_{OUT} = 6V, I_{SW} = 300$ mA		1.1	2.3	52	
D <sub>Limit</sub>	Duty Cycle Limit	FB = 0V	80	87		%	
F <sub>sw</sub>	Switching Frequency		0.85	1.0	1.15	MHz	
I <sub>SD</sub>	SHDN Pin Current (Note 8)	$\overline{\text{SHDN}} = 5.5 \text{V}$		18	30		
		$\overline{\text{SHDN}} = 2.7 \text{V}$		9	16	μA	
		SHDN = GND		0.1			
I <sub>L</sub>	Switch Leakage Current	$V_{SW} = 15V$		0.01	0.5	μA	
UVP	Input Undervoltage Lockout	ON Threshold	2.4	2.5	2.6	V	
		OFF Threshold	2.3	2.4	2.5	v	
OVP	Output Overvoltage	ON Threshold	15	15.5	16	V	
	Protection	OFF Threshold	14	14.6	15	v	
I <sub>Vout</sub>	V <sub>OUT</sub> Bias Current	$V_{OUT} = 15V, \overline{SHDN} = V_{IN}$		260	400	μA	
I <sub>VL</sub>	PMOS Switch Leakage Current	$V_{OUT} = 15V, V_{SW} = 0V$		0.01	3	μA	

LM3500

2kV

200V

## Electrical Characteristics (Continued)

Specifications in standard type face are for  $T_A = 25^{\circ}C$  and those in **boldface type** apply over the **Operating Temperature Range of T\_A = -10^{\circ}C to +85^{\circ}C.** Unless otherwise specified  $V_{IN} = 2.7V$ .

Symbol	Parameter	Parameter Conditions		Typ (Note 6)	Max (Note 5)	Units
SHDN	SHDN low			0.65	0.3	
Threshold	SHDN High		1.1	<b>1.1</b> 0.65		- V
Specificati Range (T	ions in standard type face are f J = −40°C to +125°C). Unless of	or $T_J = 25^{\circ}C$ and those in <b>bold</b> otherwise specified $V_{IN} = 2.7V$ .	face type appl	y over the full	Operating Te	mperatur
Symbol	Parameter	Conditions	Min	Тур	Max	Units
e y moor			(Note 5)	(Note 6)	(Note 5)	01110
l <sub>Q</sub>	Quiescent Current, Device Not Switching	FB > 0.54V		0.95	1.2	m (
	Quiescent Current, Device Switching	FB = 0V		1.8	2.5	mA
	Shutdown	SHDN = 0V		0.1	2	μA
V <sub>FB</sub>	FeedbackVoltage	V <sub>IN</sub> = 2.7V to 7V	0.47	0.5	0.53	V
$\Delta V_{\text{FB}}$	FeedbackVoltage Line Regulation	$V_{IN} = 2.7V$ to 7V		0.1	0.4	%/V
I <sub>CL</sub>	Switch Current Limit	V <sub>IN</sub> = 3.0V, Duty Cycle = 70%		400		mA
I <sub>B</sub>	FB Pin Bias Current	FB = 0.5V (Note 7)		45	200	nA
V <sub>IN</sub>	Input Voltage Range		2.7		7.0	V
R <sub>DSON</sub>	NMOS Switch R <sub>DSON</sub>	V <sub>IN</sub> = 2.7V, I <sub>SW</sub> = 300mA			0.43	0
	PMOS Switch R <sub>DSON</sub>	$V_{OUT} = 6V, I_{SW} = 300mA$		1.1	2.3	Ω
D <sub>Limit</sub>	Duty Cycle Limit	FB = 0V		87		%
F <sub>sw</sub>	Switching Frequency		0.8	1.0	1.2	MHz
I <sub>SD</sub>	SHDN Pin Current (Note 8)	$\overline{\text{SHDN}} = 5.5 \text{V}$		18	30	
		SHDN = 2.7V		9	16	μA
		SHDN = GND		0.1		
IL.	Switch Leakage Current	$V_{SW} = 15V$		0.01	0.5	μA
UVP	Input Undervoltage Lockout	ON Threshold	2.4	2.5	2.6	V
		OFF Threshold	2.3	2.4	2.5	V
OVP	Output Overvoltage	ON Threshold 15 15.		15.5	16	V
Protection		OFF Threshold	14	14.6	15	V
I <sub>Vout</sub>	V <sub>OUT</sub> Bias Current	$V_{OUT} = 15V, \overline{SHDN} = V_{IN}$		260	400	μA
I <sub>VL</sub>	PMOS Switch Leakage Current	$V_{OUT} = 15V, V_{SW} = 0V$		0.01	3	μA
SHDN	SHDN low			0.65	0.3	
Threshold	SHDN High		1.1	0.65		V

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: This condition applies if  $V_{IN} < V_{OUT}$ . If  $V_{IN} > V_{OUT}$ , a voltage greater than  $V_{IN} + 0.3V$  should not be applied to the  $V_{OUT}$  or  $V_{SW}$  pins.

**Note 3:** The maximum allowable power dissipation is a function of the maximum operating junction temperature,  $T_{J(MAX)}$ , the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . See *Thermal Properties* for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using:  $P_D$  (MAX) =  $(T_{J(MAX)} - T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature. **Note 4:** The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin. The machine model is a 200 pF capacitor discharged


Note 4: The human body model is a 100 pF capacitor discharged through a 1.5 KD resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.


**Note 5:** All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are production tested, guaranteed through statistical analysis or guaranteed by design. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).


Note 6: Typical numbers are at 25°C and represent the most likely norm.

Note 7: Feedback current flows out of the pin.

Note 8: Current flows into the pin.







INPUT VOLTAGE (V)

20065784

#### Typical Performance Characteristics (Continued) **Output Power vs Temperature** (L = Coilcraft DT1608C-223) 1300 = 12V = ∨о́от 4 1200 PIN CURRENT (µA) 1100 OUTPUT POWER (mW) 1000 900 800 700 SHDN 600 500 VIN 400 -40-30-20-10 0 10 20 30 40 50 60 70 80 TEMPERATURE (°C) 20065785 Switch Current Limit vs VIN 750 700 650 CURRENT LIMIT (mA) $V_{OUT} = 8V$ 600 550


 $V_{OUT} = 12V$ 

V<sub>OUT</sub> =

5.0

14V

5.5 6.0



500 450

400


350

300


2.5 3.0

3.5 4.0 4.5


#### SHDN Pin Current vs SHDN Pin Voltage



Switch Current Limit vs Temperature (V<sub>OUT</sub>=8V)





Oscillator Frequency vs VIN







# Typical Performance Characteristics (Continued)













# Typical Performance Characteristics (Continued)



S LLDS, H(ED - 2232, VIN SHDN, 1V/div, DC
IL, 100mA/div, DC
ILED, 20mA/div, DC


 $T = 100 \mu S/div$ 

Typical V<sub>OUT</sub> Ripple, OVP Functioning



 $V_{OUT}$  open circuit and equals approx. 15V DC,  $V_{\rm IN}$  = 3.0V 3)  $V_{OUT},$  200mV/div, AC T = 1mS/div

**SHDN** Pin Duty Cycle Control Waveforms



3 LEDs,  $R_{LED} = 22\Omega$ ,  $V_{IN} = 3.0V$ ,  $\overline{SHDN}$  frequency = 200Hz 1)  $\overline{SHDN}$ , 1V/div, DC 2)  $I_L$ , 100mA/div, DC 3)  $I_{LED}$ , 20mA/div, DC 4)  $V_{OUT}$ , 10V/div, DC

T = 1mS/div

# LM3500

# Operation




FIGURE 2. LM3500 Block Diagram

The LM3500 utilizes a synchronous Current Mode PWM control scheme to regulate the feedback voltage over almost all load conditions. The DC/DC controller acts as a controlled current source ideal for white LED applications. The LM3500 is internally compensated preventing the use of any external compensation components providing a compact overall solution. The operation can best be understood referring to the block diagram in Figure 2. At the start of each cycle, the oscillator sets the driver logic and turns on the NMOS power device conducting current through the inductor and turns off the PMOS power device isolating the output from the V<sub>SW</sub> pin. The LED current is supplied by the output capacitor when the NMOS power device is active. During this cycle, the output voltage of the EAMP controls the current through the inductor. This voltage will increase for larger loads and decrease for smaller loads limiting the peak current in the inductor minimizing EMI radiation. The EAMP voltage is compared with a voltage ramp and the sensed switch voltage. Once this voltage reaches the EAMP output voltage, the PWM COMP will then reset the logic turning off the NMOS power device and turning on the PMOS power device. The inductor current then flows through the PMOS power device to the white LED load and output capacitor. The inductor current recharges the output capacitor and supplies the current for the white LED branches. The oscillator then sets the driver logic again repeating the process. The Duty Limit Comp is always operational preventing the NMOS power switch from being on more than one cycle and conducting large amounts of current.

The LM3500 has dedicated protection circuitry active during normal operation to protect the IC and the external components. The Thermal Shutdown circuitry turns off both the NMOS and PMOS power devices when the die temperature reaches excessive levels. The LM3500 has a UVP Comp that disables both the NMOS and PMOS power devices when battery voltages are too low preventing an on state of the power devices which could conduct large amounts of current. The OVP Comp prevents the output voltage from increasing beyond 15.5V when the primary white LED network is removed or if there is an LED failure, allowing the use of small 16V ceramic capacitors at the output. This comparator has a 0.9V hysteresis that will regulate the output voltage between 15.5V and 14.6V typically. The LM3500 features a shutdown mode that reduces the supply current to 0.1uA and isolates the input and output of the converter.

## **Application Information**

#### ADJUSTING LED CURRENT

The White LED current is set using the following equation:

$$I_{LED} = V_{FB}/R_{LED}$$

The LED current can be controlled using a PWM signal on the SHDN pin with frequencies in the range of 100Hz (greater than visible frequency spectrum) to 1kHz. For controlling LED currents down to the µA levels, it is best to use a PWM signal frequency between 200-500Hz. The LM3500 LED current can be controlled with PWM signal frequencies above 1kHz but the controllable current decreases with higher frequency. The maximum LED current would be achieved using the equation above with 100% duty cycle, ie. the SHDN pin always high.

The minimum number of LEDs the LM3500 can drive is 2 in series and the maximum is 4. The LM3500 can also drive multiple strings of white LEDs, see typical applications for suggestions. When driving 4 LEDs in series the application should use lower forward voltage drop white LEDs to prevent the OVP function from activating during normal operation.

#### **OUTPUT OVERVOLTAGE PROTECTION**

The LM3500 contains dedicated circuitry for monitoring the output voltage. In the event that the primary LED network is disconnected the output will increase and be limited to 15.5V. There is a 900mV hysteresis associated with this circuitry which will cause the output to fluctuate between 15.5V and 14.6V if the primary network is disconnected. In the event that the network is reconnected regulation will begin at the appropriate output voltage. The 15.5V limit allows the use of 16V 1µF ceramic output capacitors creating an overall small solution for white LED applications.

#### **RELIABILITY AND THERMAL SHUTDOWN**

The maximum continuous pin current for the 8 pin thin micro SMD package is 535mA. When driving the device near its power output limits the V<sub>SW</sub> pin can see a higher DC current than 535mA (see INDUCTOR SELECTION section for average switch current). To preserve the long term reliability of the device the average switch current should not exceed 535mA.

The LM3500 has an internal thermal shutdown function to protect the die from excessive temperatures. The thermal shutdown trip point is typically 150°C. There is a hysteresis of typically 35°C so the die temperature must decrease to approximately 115°C before the LM3500 will return to normal operation.

#### **INDUCTOR SELECTION**

The inductor used with the LM3500 must have a saturation current greater than the cycle by cycle peak inductor current (see Typical Peak Inductor Currents table below). Choosing inductors with low DCR decreases power losses and increases efficiency.

The minimum inductor value required for the LM3500 can be calculated using the following equation:

$$L > \frac{V_{IN} R_{DSON}}{0.29} \left(\frac{D}{D'} - 1\right)$$

where L is in  $\mu$ H, V<sub>IN</sub> is the input supply of the chip in Volts, R<sub>DSON</sub> is the ON resistance of the NMOS power switch found in the Typical Performance Characteristics section in ohms and D is the duty cycle of the switching regulator. The above equation is only valid for D greater than 0.5. For applications where the minimum duty cycle is less than or equal to 0.5, use 0.51 for the inductor equation above. The duty cycle, D, is given by the following equation:

$$D' = \frac{V_{IN}}{V_{OUT}} = 1 - D$$

where  $V_{OUT}$  is the voltage at pin C1.

Typical	Dook	Inductor	Currents	$(m\Lambda)$
Typical	reak	mauctor	Currents	(IIIA)

v	# LEDs			LED C	urrent		
V <sub>IN</sub> (V)	(in	15	20	30	40	50	60
	series)	mA	mA	mA	mA	mA	mA
2.7	2	82	100	134	160	204	234
	3	118	138	190	244	294	352
	4	142	174	244	322	Х	Х
3.3	2	76	90	116	136	172	198
	3	110	126	168	210	250	290
	4	132	158	212	270	320	Х
4.2	2	64	76	96	116	142	162
	3	102	116	148	180	210	246
	4	122	146	186	232	272	318

 $C_{IN} = C_{OUT} = 1 \ \mu F$ L = 22 \ \mu H, 160 m \Omega DCR max. Coilcraft DT1608C-223

LED  $V_{\text{F}}$  = 3.77V at 20mA and room temperature for the 2 and 3 LED applications.

LED  $V_F$  = 3.41V at 20mA and room temperature for the 4 LED application. The typical cycle-by-cycle peak inductor current can be calculated from the following equation:

$$P_{PK} \approx \frac{I_{OUT}}{\eta D'} + \frac{V_{IN}D}{2LF_{SW}}$$

where  $I_{\text{OUT}}$  is the total load current,  $F_{\text{SW}}$  is the switching frequency, L is the inductance and  $\eta$  is the converter efficiency of the total driven load. A good typical number to use for  $\eta$  is 0.8. The value of  $\eta$  can vary with load and duty cycle. The average inductor current, which is also the average  $V_{SW}$ pin current, is given by the following equation:

$$I_{L(AVE)} \approx \frac{I_{OUT}}{\eta D'}$$

## Application Information (Continued)

The maximum output current capability of the LM3500 can be estimated with the following equation:

$$I_{OUT} \approx \eta D' \Big( I_{CL} \text{-} \frac{V_{IN}D}{2LF_{SW}} \Big)$$

where  ${\rm I}_{\rm CL}$  is the current limit. Some recommended inductors include but are not limited to:

Coilcraft DT1608C series

Coilcraft DO1608C series

TDK VLP4612 series

TDK VLP5610 series

TDK VLF4012A series

### **CAPACITOR SELECTION**


Choose low ESR ceramic capacitors for the output to minimize output voltage ripple. Multilayer X7R or X5R type ceramic capacitors are the best choice. For most applications, a  $1\mu$ F ceramic output capacitor is sufficient.

Local bypassing for the input is needed on the LM3500. Multilayer X7R or X5R ceramic capacitors with low ESR are a good choice for this as well. A 1 $\mu$ F ceramic capacitor is sufficient for most applications. However, for some applications at least a 4.7 $\mu$ F ceramic capacitor may be required for proper startup of the LM3500. Using capacitors with low ESR decreases input voltage ripple. For additional bypassing, a 100nF ceramic capacitor can be used to shunt high frequency ripple on the input. Some recommended capacitors include but are not limited to:

## TDK C2012X7R1C105K Taiyo-Yuden EMK212BJ105 G

### LAYOUT CONSIDERATIONS

The input bypass capacitor C<sub>IN</sub>, as shown in Figure 2, must be placed close to the device and connect between the  $V_{\mbox{\scriptsize IN}}$ and GND pins. This will reduce copper trace resistance which effects the input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with C<sub>IN</sub> to shunt any high frequency noise to ground. The output capacitor,  $\mathbf{C}_{\text{OUT}},$  should also be placed close to the LM3500 and connected directly between the  $V_{\text{OUT}}$  and GND pins. Any copper trace connections for the  $C_{\mbox{\scriptsize OUT}}$  capacitor can increase the series resistance, which directly effects output voltage ripple and efficiency. The current setting resistor, R<sub>LED</sub>, should be kept close to the FB pin to minimize copper trace connections that can inject noise into the system. The ground connection for the current setting resistor should connect directly to the GND pin. The AGND pin should connect directly to the GND pin. Not connecting the AGND pin directly, as close to the chip as possible, may affect the performance of the LM3500 and limit its current driving capability. Trace connections made to the inductor should be minimized to reduce power dissipation, EMI radiation and increase overall efficiency. It is good practice to keep the V<sub>SW</sub> routing away from sensitive pins such as the FB pin. Failure to do so may inject noise into the FB pin and affect the regulation of the device. See Figure 3 and Figure 4 for an example of a good layout as used for the LM3500 evaluation board.



20065777

FIGURE 3. Evaluation Board Layout (2X Magnification) Top Layer

# Application Information (Continued)






FIGURE 4. Evaluation Board Layout (2X Magnification) Bottom Layer (as viewed from the top)





# Application Information (Continued)









FIGURE 7. Multiple 3 LED String Application



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.