July 1999

National Semiconductor

DS90LV032A 3V LVDS Quad CMOS Differential Line Receiver

General Description

The DS90LV032A is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.


The DS90LV032A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports open, shorted and terminated (100 Ω) input Fail-safe. The receiver output will be HIGH for all fail-safe conditions.

The DS90LV032A and companion LVDS line driver (eg. DS90LV031A) provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

Features

- >400 Mbps (200 MHz) switching rates
- 0.1 ns channel-to-channel skew (typical)
 0.1 ns differential skew (typical)
- 3.3 ns maximum propagation delay
- 3.3 V power supply design
- 9.50 power supply design
 Power down high impedance on LVDS inputs
- Low Power design (40mW 3.3V static)
- Interoperable with existing 5V LVDS networks
- Accepts small swing (350 mV typical) VID
- Supports open, short and terminated input fail-safe
- Compatible with ANSI/TIA/EIA-644
- Industrial temp. operating range (-40°C to +85°C)
- Available in SOIC and TSSOP Packaging

Connection Diagram



Order Number DS90LV032ATM or DS90LV032ATMTC See NS Package Number M16A or MTC16

ENABLES

All other combinations

of ENABLE inputs

EN³

Н

EN

L

Functional Diagram

INPUTS

 $R_{IN+} - R_{IN-}$


Х

 $V_{ID} \ge 0.1V$

 $V_{ID} \leq -0.1V$

Full Fail-safe OPEN/SHORT

or Terminated



OUTPUT

R_{OUT}

Ζ

Н

L

н

© 1999 National Semiconductor Corporation DS100067

www.national.com

Absolute Maximum Ratings (Note 1)

. .

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +4V
Input Voltage (R _{IN+} , R _{IN-})	-0.3V to +3.9V
Enable Input Voltage (EN, EN*)	-0.3V to (V _{CC} + 0.3V)
Output Voltage (R _{OUT})	-0.3V to (V _{CC} + 0.3V)
Maximum Package Power Dissip	ation +25°C
M Package	1025 mW
MTC Package	866 mW
Derate M Package	8.2 mW/°C above +25°C
Derate MTC Package	6.9 mW/°C above +25°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	

(Soldering 4 sec.)	+260°C
Maximum Junction Temperature	+150°C
ESD Rating (Note 10)	
(HBM 1.5 kΩ, 100 pF)	$\ge 4.5 \text{ kV}$
(EIAJ 0 Ω, 200 pF)	≥ 250 V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+3.0	+3.3	+3.6	V
Receiver Input Voltage	GND		+3.0	V
Operating Free Air				
Temperature (T _A)	-40	25	+85	°C

Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V _{TH}	Differential Input High Threshold	$V_{CM} = +1.2V$	R _{IN+} ,		+20	+100	mV
V _{TL}	Differential Input Low Threshold	(Note 13)	R _{IN-}	-100	-20		mV
VCMR	Common-Mode Voltage Range	VID = 200 mV peak to peak (Note 5)	7	0.1		2.3	V
I _{IN}	Input Current	$V_{IN} = +2.8V$ $V_{CC} = 3.6V \text{ or } 0V$	1	-10	±1	+10	μA
		$V_{IN} = 0V$		-10	±1	+10	μA
		$V_{IN} = +3.6V$ $V_{CC} = 0V$	1	-20		+20	μA
V _{OH}	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ mV}$	R _{OUT}	2.7	3.0		V
		$I_{OH} = -0.4$ mA, Input terminated	1	2.7	3.0		V
		$I_{OH} = -0.4$ mA, Input shorted	7	2.7	3.0		V
V _{OL}	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$			0.1	0.25	V
l _{os}	Output Short Circuit Current	Enabled, V _{OUT} = 0V (Note 11)		-15	-48	-120	mA
l _{oz}	Output TRI-STATE Current	Disabled, $V_{OUT} = 0V$ or V_{CC}		-10	±1	+10	μA
VIH	Input High Voltage		EN,	2.0		V _{cc}	V
VIL	Input Low Voltage		EN*	GND		0.8	V
I,	Input Current	$V_{IN} = 0V$ or V_{CC} , Other Input = V_{CC} or GND		-10	±1	+10	μA
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA		-1.5	-0.8		V
I _{cc}	No Load Supply Current	EN, EN [*] = V_{CC} or GND, Inputs Open	V _{cc}		10	15	mA
	Receivers Enabled	EN, EN* = 2.4V or 0.5V, Inputs Open	7		10	15	mA
I _{ccz}	No Load Supply Current Receivers Disabled	EN = GND, EN* = V_{CC} , Inputs Open			3	5	mA


Switching Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 3, 4, 7, 8)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 10 pF	1.8		3.3	ns
t _{PLHD}	Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.8		3.3	ns
t _{SKD1}	Differential Pulse Skew t _{PHLD} - t _{PLHD} (Note 6)	(Figure 1 and Figure 2)	0	0.1	0.35	ns
t _{SKD2}	Differential Channel-to-Channel Skew-same device (Note 7)		0	0.1	0.5	ns
t _{SKD3}	Differential Part to Part Skew (Note 8)				1.0	ns
t _{SKD4}	Differential Part to Part Skew (Note 9)				1.5	ns
t _{TLH}	Rise Time			0.35	1.2	ns
t _{THL}	Fall Time]		0.35	1.2	ns

Switching Characteristics (Continued)

	•		



Applications Information (Continued)

The DS90LV032A differential line receiver is capable of detecting signals as low as 100 mV, over a ±1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift ±1V around this center point. The ±1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins have a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

Power Decoupling Recommendations:

Bypass capacitors must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1μ F in parallel with 0.01μ F, in parallel with 0.001μ F at the power supply pin as well as scattered capacitors over the printed circuit board. Multiple vias should be used to connect the decoupling capacitors to the power planes A 10μ F (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board.

PC Board considerations:

Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. It is best to put TTL and

Applications Information (Continued)

3. Shorted Inputs. If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pull up and pull down resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pull up and pull down resistors should be in the $5k\Omega$ to $15k\Omega$ range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry.

The footprint of the DS90LV032A is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver.


Pin Descriptions


Pin	Name	Description	
No.			
2, 6,	R _{IN+}	Non-inverting receiver input pin	

Pin No.	Name	Description
10, 14		
1, 7,	R _{IN-}	Inverting receiver input pin
9, 15		
3, 5,	R _{OUT}	Receiver output pin
11, 13		
4	EN	Active high enable pin, OR-ed with EN*
12	EN*	Active low enable pin, OR-ed with EN
16	V _{cc}	Power supply pin, +3.3V \pm 0.3V
8	GND	Ground pin


Ordering Information


Operating	Operating Package Type/	
Temperature	Number	
-40°C to +85°C	SOP/M16A	DS90LV032ATM
–40°C to +85°C	TSSOP/MTC16	DS90LV032ATMTC





www.national.com





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.