

DESCRIPTION

The MH16V72TJ is 16777216-word x 72-bit dynamic ram module. This consist of eighteen industry standard 16M x 4 dynamic RAMs in TSOP and two industry standard input buffer in TSSOP.

The mounting of TSOP on a card edge dual in-line package provides any application where high densities and large of quantities memory are required.

This is a socket-type memory module ,suitable for easy interchange or addition of module.

FEATURES

Type name	/RAS access time (max.ns)	/CAS access time (max.ns)	Address access time (max.ns)	/OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.W)
MH16V72TJ-6	60	20	35	20	110	5.1
MH16V72TJ-7	70	25	40	25	130	4.4

- Utilizes industry standard 16M x 4 RAMs TSOP and industry standard input buffer in TSSOP
- 168-pin (84-pin dual in-line package)
- Single +3.3V($\pm 0.3V$) supply operation
- Low stand-by power dissipation 68.4mW(Max)
- Low operation power dissipation
 - MH16V72TJ -6 6.52W(Max)
 - MH16V72TJ -7 5.54W(Max)
- All input are directly TTL compatible
- All output are three-state and directory LVTTL compatible
- Includes(0.22uF x 20) decoupling capacitors
- 4096 refresh cycle every 64ms
- Fast page mode
- JEDEC standard pin configuration & Buffered PD pin
- Buffered input except /RAS and DQ
- Gold plating contact pads

APPLICATION

Main memory unit for computers , Microcomputer memory


PD&ID TABLE

	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	ID0	ID1
- 6	1	1	1	1	0	1	1	0	0	0
- 7	1	1	1	1	0	0	1	0	0	0

1 = drive to VOH , 0 = drive to VOL

PD pin ... buffered. When /PDE is low, PD information can be read
ID pin ... non-buffered

PIN CONFIGURATION




PIN CONFIGURATION

Pin No.	Pin Name						
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	/OE2	86	DQ36	128	RFU
3	DQ1	45	/RAS2	87	DQ37	129	Reserved
4	DQ2	46	/CAS4	88	DQ38	130	Reserved
5	DQ3	47	Reserved	89	DQ39	131	Reserved
6	Vcc	48	/WE2	90	Vcc	132	/PDE
7	DQ4	49	Vcc	91	DQ40	133	Vcc
8	DQ5	50	Reserved	92	DQ41	134	Reserved
9	DQ6	51	Reserved	93	DQ42	135	Reserved
10	DQ7	52	DQ18	94	DQ43	136	DQ54
11	DQ8	53	DQ19	95	DQ44	137	DQ55
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ9	55	DQ20	97	DQ45	139	DQ56
14	DQ10	56	DQ21	98	DQ46	140	DQ57
15	DQ11	57	DQ22	99	DQ47	141	DQ58
16	DQ12	58	DQ23	100	DQ48	142	DQ59
17	DQ13	59	Vcc	101	DQ49	143	Vcc
18	Vcc	60	DQ24	102	Vcc	144	DQ60
19	DQ14	61	RFU	103	DQ50	145	RFU
20	DQ15	62	RFU	104	DQ51	146	RFU
21	DQ16	63	RFU	105	DQ52	147	RFU
22	DQ17	64	RFU	106	DQ53	148	RFU
23	Vss	65	DQ25	107	Vss	149	DQ61
24	Reserved	66	DQ26	108	Reserved	150	DQ62
25	Reserved	67	DQ27	109	Reserved	151	DQ63
26	Vcc	68	Vss	110	Vcc	152	Vss
27	/WE0	69	DQ28	111	RFU	153	DQ64
28	/CAS0	70	DQ29	112	Reserved	154	DQ65
29	Reserved	71	DQ30	113	Reserved	155	DQ66
30	/RAS0	72	DQ31	114	Reserved	156	DQ67
31	/OE0	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ32	116	Vss	158	DQ68
33	A0	75	DQ33	117	A1	159	DQ69
34	A2	76	DQ34	118	A3	160	DQ70
35	A4	77	DQ35	119	A5	161	DQ71
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	A11	164	PD4
39	A12	81	PD5	123	Reserved	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

Reserved: Reserved use

RFU: Reserved for future use

BLOCK DIAGRAM

PIN NAME	FUNCTION
/RAS0, /RAS2	ROW ADDRESS STROBE INPUT
/CAS0, /CAS2	COLUMN ADDRESS STROBE INPUT
/WE0, /WE2	WRITE CONTROL INPUT
/OE0, /OE2	OUTPUT ENABLE INPUT
A0~A12, B0	ADDRESS INPUT
DQ0~DQ71	DATA I/O
Vcc	POWER SUPPLY
Vss	GROUND

FUNCTION

The MH16V72TJ provide, in addition to normal read, write, and read-modify-write operations,

a number of other functions, e.g., Fast page mode, /RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	/RAS	/CAS	/W	/OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Hyper page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
/RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
/CAS before /RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

MH16V72TJ -6, -7

Rev.3 '96.6.19

FAST PAGE MODE 1207959552 - BIT (16777216 - WORD BY 72 - BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5~4.6	V
VI	Input voltage		-0.5~Vcc+0.5	
VO	Output voltage		-0.5~Vcc+0.5	
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	20	W
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-40~100	°C

RECOMMENDED OPERATING CONDITIONS

(Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.0		Vcc+0.3	V
VIL	Low-level input voltage	-0.3		0.8	V

Note 1 : All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
VOH	High-level output voltage	IOH=-2mA		2.4		Vcc	V	
VOL	Low-level output voltage	IOL=2mA		0		0.4	V	
IOZ	Off-state output current	Q floating 0V VOUT Vcc		-10		10	uA	
II	Input current (except /RAS)	0V VIN Vcc+0.3, Other input pins=0V		-10		10	uA	
II(RAS)	Input current (/RAS)	0V VIN Vcc+0.3, Other input pins=0V		-90		90	uA	
ICC1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	- 6	/RAS, /CAS cycling tRC=tWC=min. output open			1810	mA	
		- 7				1540		
ICC2	Supply current from Vcc , stand-by	/RAS=/CAS =VIH, output open /RAS=/CAS Vcc -0.2, output open			28	mA		
					19			
ICC4(AV)	Average supply current from Vcc Fast-Page-Mode (Note 3,4,5)	- 6	/RAS=VIL,/CAS cycling tPC=min. output open			1720	mA	
		- 7				1450		
ICC6(AV)	Average supply current from Vcc /CAS before /RAS refresh mode (Note 3,5)	- 6	/CAS before /RAS refresh cycling tRC=min. output open			1980	mA	
		- 7				1620		

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV), Icc4 (AV) and Icc6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Under condition of column address being changed once or less while /RAS=VIL and /CAS=VOH

CAPACITANCE (Ta = 0~70°C, Vcc = 3.3V±0.3V, Vss = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
CI (/RAS)	Input capacitance, /RAS input	VI=Vss			70		pF	
CI	Input capacitance, except /RAS input	f=1MHz			11		pF	
C(DQ)	Input/Output capacitance,DATA	Vi=25mVrms			14		pF	

MH16V72TJ -6, -7

Rev.3 '96.6.19

FAST PAGE MODE 1207959552 - BIT (16777216 - WORD BY 72 - BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits				Unit	
		- 6		- 7			
		Min	Max	Min	Max		
tCAC	Access time from /CAS (Note 7,8)		20		25	ns	
tRAC	Access time from /RAS (Note 7,9)		60		70	ns	
tAA	Column address access time (Note 7,10)		35		40	ns	
tCPA	Access time from /CAS precharge (Note 7,11)		40		45	ns	
tOEAI	Access time from /OE (Note 7)		20		25	ns	
tCLZ	Output low impedance time from /CAS low (Note 7)	10		10		ns	
tOFF	Output disable time after /CAS high (Note 12)	5	20	5	25	ns	
tOEZ	Output disable time after /OE high (Note 12)	5	20	5	25	ns	

Note 6: An initial pause of 500us is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a /RAS clock such as /RAS-Only refresh).

Note the /RAS may be cycled during the initial pause. And any 8 /RAS or /RAS /CAS cycles are required after prolonged periods (greater than 64 ms) of /RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 1TTL loads and 50pF. The reference levels for measuring of output signals are 2.0(VOH)and 0.8(VOL).

8: Assumes that tRCD tRCD(max), tASC tASC(max).

9: Assumes that tRCD tRCD(max) and tRAD tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD exceeds the value shown.

10: Assumes that tRAD tRAD(max) and tASC tASC(max).

11: Assumes that tCP tCP(max) and tASC tASC(max).

12: tOEZ (max) and tOFF(max) defines the time at which the output achieves the high impedance state (IOUT \leq 10uA) and is not reference to VOH(min) or VOL(max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write ,Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tREF	Refresh cycle time		64		64	ms	
tRP	/RAS high pulse width	40		50		ns	
tRCD	Delay time, /RAS low to /CAS low (Note15)	18	40	18	45	ns	
tCRP	Delay time, /CAS high to /RAS low	15		15		ns	
tRPC	Delay time, /RAS high to /CAS low	-5		-5		ns	
tCPN	/CAS high pulse width	10		10		ns	
tRAD	Column address delay time from /RAS low (Note16)	13	24	13	29	ns	
tASR	Row address setup time before /RAS low	5		5		ns	
tASC	Column address setup time before /CAS low (Note17)	0	10	0	10	ns	
tRAH	Row address hold time after /RAS low	8		8		ns	
tCAH	Column address hold time after /CAS low	10		17		ns	
tDZC	Delay time, data to /CAS low (Note18)	0		0		ns	
tDZO	Delay time, data to /OE low (Note18)	0		0		ns	
tCDD	Delay time, /CAS high to data (Note19)	20		25		ns	
tODD	Delay time, /OE high to data (Note19)	20		25		ns	
tT	Transition time (Note20)	1	50	1	50	ns	

Note 13: The timing requirements are assumed tT =5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

16: tRAD(max) is specified as a reference point only. If tRAD tRAD(max) and tASC tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD tRCD(max) and tASC tASC(max), access time is controlled exclusively by tCAC.

18: Either tDZC or tDZO must be satisfied.

19: Either tRDD or tCDD or tODD must be satisfied.

20: tT is measured between VIH(min) and VIL(max).

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tRC	Read cycle time	110		130		ns	
tRAS	/RAS iow pulse width	60	10000	70	10000	ns	
tCAS	/CAS iow pulse width	15	10000	20	10000	ns	
tCSH	/CAS hold time after /RAS iow	58		68		ns	
tRSH	/RAS hold time after /CAS iow	20		25		ns	
tRCS	Read Setup time after /CAS high	0		0		ns	
tRCH	Read hold time after /CAS iow (Note 21)	0		0		ns	
tRRH	Read hold time after /RAS iow (Note 21)	3		3		ns	
tRAL	Column address to /RAS hold time	35		40		ns	
tORH	/RAS hold time after /OE iow	20		25		ns	
tOCH	/CAS hold time after /OE iow	15		20		ns	

Note 21: Either tRCH or tRRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tWC	Write cycle time	110		130		ns	
tRAS	/RAS iow pulse width	60	10000	70	10000	ns	
tCAS	/CAS iow pulse width	15	10000	20	10000	ns	
tCSH	/CAS hold time after /RAS iow	55		65		ns	
tRSH	/RAS hold time after /CAS low	20		25		ns	
tWCS	Write setup time before /CAS low (Note 23)	0		0		ns	
tWCH	Write hold time after /CAS low	10		15		ns	
tCWL	/CAS hold time after /W low	15		20		ns	
tRWL	/RAS hold time after W low	20		25		ns	
tWP	Write pulse width	10		15		ns	
tDS	Data setup time before /CAS low or W low	-2		-2		ns	
tDH	Data hold time after /CAS low or W low	17		20		ns	
tOEH	/OE hold time after /W low	15		20		ns	

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tRWC	Read write/read modify write cycle time (Note22)	150		180		ns	
tRAS	/RAS low pulse width	95	10000	115	10000	ns	
tCAS	/CAS low pulse width	50	10000	65	10000	ns	
tCSH	/CAS hold time after /RAS low	90		110		ns	
tRSH	/RAS hold time after /CAS low	55		70		ns	
tRCS	Read setup time before /CAS low	0		0		ns	
tCWD	Delay time, /CAS low to /W low (Note23)	30		40		ns	
tRWD	Delay time, /RAS low to /W low (Note23)	70		85		ns	
tAWD	Delay time, address to /W low (Note23)	45		55		ns	
tCWL	/CAS hold time after /W low	15		20		ns	
tRWL	/RAS hold time after /W low	20		25		ns	
tWP	Write pulse width	10		15		ns	
tDS	Data setup time before /CAS low or /W low	-2		-2		ns	
tDH	Data hold time after /CAS low or /W low	15		15		ns	
tOEH	/OE hold time after W low	15		15		ns	

Note 22: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.

23:tWCS, tCWD, tRWD, tAWD and, tCPWD are specified as reference points only. If tWCS tWCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tCWD tCWD(min), tRWD tRWD(min), tAWD tAWD(min) and, tCPWD tCPWD(min) (for Fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until /CAS or /OE goes back to VIH) is indeterminate.

MH16V72TJ -6, -7

Rev.3 '96.6.19

FAST PAGE MODE 1207959552 - BIT (16777216 - WORD BY 72 - BIT) DYNAMIC RAM

Fast Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 25)

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tPC	Fast page mode read/write cycle time	40		45		ns	
tPRWC	Fast page mode read write/read modify write cycle time	75		90		ns	
tRAS	/RAS low pulse width for read write cycle (Note25)	100	100000	115	100000	ns	
tCP	/CAS high pulse width (Note26)	10	15	10	15	ns	
tCPRH	/RAS hold time after /CAS precharge	40		45		ns	
tCPWD	Delay time, /CAS precharge to W low (Note23)	35		40		ns	

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective Fast page mode cycle.

25: tRAS(min) is specified as two cycles of /CAS input are performed.


26: tCP(max) is specified as a reference point only.

/CAS before /RAS Refresh Cycle (Note 27)

Symbol	Parameter	Limits				Unit	
		-6		-7			
		Min	Max	Min	Max		
tCSR	/CAS setup time before /RAS low	14		14		ns	
tCHR	/CAS hold time after /RAS low	7		12		ns	
tRSR	Read setup time before /RAS low	15		15		ns	
tRHR	Read hold time after /RAS low	5		10		ns	

Note 27: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh mode.


Timing Diagrams (Note 28)
Read Cycle





Note 28


Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or
 $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$
 Indicates the invalid output.


Write Cycle (Early write)




Write Cycle (Delayed write)

Read-Write, Read-Modify-Write Cycle


RAS-only Refresh Cycle


CAS before RAS Refresh Cycle


Hidden Refresh Cycle (Read) (Note 29)

Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.

Fast Page Mode Read Cycle



Fast Page Mode Write Cycle (Early Write)

Fast-Page Mode Write Cycle (Delayed Write)

Fast Page Mode Read-Write,Read-Modify-Write Cycle