

PIC24FJ64GA004 Family Data Sheet

28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOC[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 4x PLL Option and Multiple Divide Options
- 17-Bit by 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16-Bit x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
- 10,000 erase/write
- 20-year data retention minimum
- Power Management modes:
 - Sleep, Idle, Doze and Alternate Clock modes
 - Operating current 650 μA/MIPS typical at 2.0V
 - Sleep current 150 nA typical at 2.0V
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip, low-power RC oscillator
- On-Chip, 2.5V Regulator with Tracking mode
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip, Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan and Programming Support

Analog Features:


- 10-Bit, up to 13-Channel Analog-to-Digital Converter:
 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Dual Analog Comparators with Programmable Input/Output Configuration

Peripheral Features:


- Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals
 - Up to 26 available pins (44-pin devices)
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- 8-Bit Parallel Master/Slave Port (PMP/PSP):
 - Up to 16-bit multiplexed addressing, with up to 11 dedicated address pins on 44-pin devices
 - Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC)
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two I²C[™] modules support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Two UART modules:
- Supports RS-485, RS-232, and LIN 1.2
- On-chip hardware encoder/decoder for IrDA®
- Auto-wake-up on Start bit
- Auto-Baud Detect
- 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Five 16-Bit Capture Inputs
- Five 16-Bit Compare/PWM Outputs
- Configurable Open-Drain Outputs on Digital I/O Pins
- Up to 4 External Interrupt Sources

					Re	mappabl	e Peripher	als				rs	_	
PIC24FJ Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA [®]	IdS	Ι²Стм	10-Bit A/D (ch)	Comparators	dSd/dMd	JTAG
16GA002	28	16K	4K	16	5	5	5	2	2	2	10	2	Y	Y
32GA002	28	32K	8K	16	5	5	5	2	2	2	10	2	Y	Y
48GA002	28	48K	8K	16	5	5	5	2	2	2	10	2	Y	Y
64GA002	28	64K	8K	16	5	5	5	2	2	2	10	2	Y	Y
16GA004	44	16K	4K	26	5	5	5	2	2	2	13	2	Y	Y
32GA004	44	32K	8K	26	5	5	5	2	2	2	13	2	Y	Y
48GA004	44	48K	8K	26	5	5	5	2	2	2	13	2	Y	Y
64GA004	44	64K	8K	26	5	5	5	2	2	2	13	2	Y	Y

Pin Diagrams



Pin Diagrams (Continued)



© 2007 Microchip Technology Inc.

Pin Diagrams (Continued)

44-Pin TQFP




Table of Contents

1.0	Device Overview	7
2.0	CPU	17
3.0	Memory Organization	23
4.0	Flash Program Memory	41
5.0	Resets	47
6.0	Interrupt Controller	53
7.0	Oscillator Configuration	87
8.0	Power-Saving Features	95
9.0	I/O Ports	97
10.0	Timer1	. 117
11.0	Timer2/3 and Timer4/5	. 119
12.0	Input Capture	. 125
13.0	Output Compare	. 127
14.0	Serial Peripheral Interface (SPI)	
15.0	Inter-Integrated Circuit (I ² C TM)	
16.0	Universal Asynchronous Receiver Transmitter (UART)	. 153
17.0	Parallel Master Port (PMP)	
18.0	Real-Time Clock and Calendar (RTCC)	
19.0	Programmable Cyclic Redundancy Check (CRC) Generator	
20.0	10-bit High-Speed A/D Converter	. 185
21.0	Comparator Module	. 195
22.0	Comparator Voltage Reference	. 199
23.0	Special Features	. 201
24.0	Development Support	
25.0	Instruction Set Summary	
26.0	Electrical Characteristics	-
27.0	Packaging Information	
	ndix A: Revision History	
Index		247
	/icrochip Web Site	-
	omer Change Notification Service	
	omer Support	
Read	er Response	. 252
Produ	uct Identification System	. 253

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ16GA002
- PIC24FJ32GA002
- PIC24FJ48GA002
- PIC24FJ64GA002
- PIC24FJ16GA004
- PIC24FJ32GA004
- PIC24FJ48GA004
- PIC24FJ64GA004

This family introduces a new line of Microchip devices: a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. The PIC24FJ64GA004 family offers a new migration option for those high-performance applications which may be outgrowing their 8-bit platforms, but don't require the numerical processing power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as 'C'
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ64GA004 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.
- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ64GA004 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 28-pin to 44-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- **Communications:** The PIC24FJ64GA004 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C modules that support both Master and Slave modes of operation. Devices also have, through the peripheral pin select feature, two independent UARTs with built-in IrDA encoder/decoders and two SPI modules.
- Peripheral Pin Select: The peripheral pin select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

1.3 Details on Individual Family Members

Devices in the PIC24FJ64GA004 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in two ways:

- Flash program memory (64 Kbytes for PIC24FJ64GA devices, 48 Kbytes for PIC24FJ48GA devices, 32 Kbytes for PIC24FJ32GA devices and 16 Kbytes for PIC24FJ16GA devices).
- 2. Internal SRAM memory (4k for PIC24FJ16GA devices, 8k for all other devices in the family).
- Available I/O pins and ports (21 pins on 2 ports for 28-pin devices and 35 pins on 3 ports for 44-pin devices).


All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ64GA004 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURE	S FUN I		.41 0040	A004 I A			•	n			
Features	16GA002	32GA002	48GA002	64GA002	16GA004	32GA004	48GA004	64GA004			
Operating Frequency				DC – 3	2 MHz						
Program Memory (bytes)	16K	32K	48K	64K	16K	32K	48K	64K			
Program Memory (instructions)	5,504	11,008	16,512	22,016	5,504	11,008	16,512	22,016			
Data Memory (bytes)	4096		8192		4096		8192	•			
Interrupt Sources (soft vectors/NMI traps)				4 (39	-						
I/O Ports		Ports	s A, B			Ports /	A, B, C				
Total I/O Pins		2	:1			3	35				
Timers: Total Number (16-bit)	5 ⁽¹⁾										
32-Bit (from paired 16-bit timers)	2 (1)										
Input Capture Channels	5 ⁽¹⁾										
Output Compare/PWM Channels	5(1)										
Input Change Notification Interrupt	21 30										
Serial Communications:											
UART	2(1)										
SPI (3-wire/4-wire)	2(1)										
l ² C™	2										
Parallel Communications (PMP/PSP)	Yes										
JTAG Boundary Scan	Yes										
10-Bit Analog-to-Digital Module (input channels)		1	13								
Analog Comparators	2										
Remappable Pins	16 26										
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)										
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations										
Packages	28-Pin	SPDIP/S	SOP/SOI	C/QFN		44-Pin Q	FN/TQFP				

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GA004 FAMILY

Note 1: Peripherals are accessible through remappable pins.



	I	Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description			
AN0	2	27	19	I	ANA	A/D Analog Inputs.			
AN1	3	28	20	I	ANA				
AN2	4	1	21	I	ANA				
AN3	5	2	22	I	ANA				
AN4	6	3	23	I	ANA				
AN5	7	4	24	I	ANA				
AN6	—	_	25	I	ANA				
AN7	—	_	26	I	ANA				
AN8	—	_	27	I	ANA				
AN9	26	23	15	I	ANA				
AN10	25	22	14	I	ANA				
AN11	24	21	11	I	ANA				
AN12	23	20	10	I	ANA				
AVDD	—	_	17	Р	_	Positive Supply for Analog Modules.			
AVss	—	_	16	Р	_	Ground Reference for Analog Modules.			
C1IN-	6	3	23	I	ANA	Comparator 1 Negative Input.			
C1IN+	7	4	24	I	ANA	Comparator 1 Positive Input.			
C2IN-	4	1	21	I	ANA	Comparator 2 Negative Input.			
C2IN+	5	2	22	Ι	ANA	Comparator 2 Positive Input.			
CLKI	9	6	30	Ι	ANA	Main Clock Input Connection.			
CLKO	10	7	31	0	_	System Clock Output.			
Legend:	TTL = TTL inp	ut buffer			ST = 5	Schmitt Trigger input buffer			

ANA = Analog level input/output $I^2C^{TM} = I^2C/SMBus$ input buffer Note 1: Alternative multiplexing for SDA1 and SCL1 when I2C1SEL Configuration bit is cleared.

	Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description		
CN0	12	9	34	I	ST	Interrupt-on-Change Inputs.		
CN1	11	8	33	I	ST			
CN2	2	27	19	I	ST			
CN3	3	28	20	I	ST			
CN4	4	1	21	I	ST			
CN5	5	2	22	I	ST			
CN6	6	3	23	I	ST			
CN7	7	4	24	I	ST			
CN8	_	_	25	I	ST			
CN9	_	_	26	I	ST			
CN10		_	27	Ι	ST			
CN11	26	23	15	I	ST			
CN12	25	22	14	I	ST			
CN13	24	21	11	I	ST			
CN14	23	20	10	I	ST			
CN15	22	19	9	I	ST			
CN16	21	18	8	I	ST			
CN17	—	—	3	I	ST			
CN18	—	—	2	I	ST			
CN19	—	—	5	Ι	ST			
CN20	—	—	4	Ι	ST			
CN21	18	15	1	Ι	ST			
CN22	17	14	44	Ι	ST			
CN23	16	13	43	I	ST			
CN24	15	12	42	I	ST			
CN25	_	_	37	I	ST			
CN26	_	_	38	I	ST			
CN27	14	11	41	I	ST			
CN28	—		36	- 1	ST			
CN29	10	7	31	I	ST			
CN30	9	6	30	I	ST			
CVREF	25	22	14	0	ANA	Comparator Voltage Reference Output.		
DISVREG	19	16	6	I	ST	Voltage Regulator Disable.		
EMUC1	5	2	21	I/O	ST	In-Circuit Emulator Clock Input/Output.		
EMUD1	4	1	22	I/O	ST	In-Circuit Emulator Data Input/Output.		
EMUC2	22	19	9	I/O	ST	In-Circuit Emulator Clock Input/Output.		
EMUD2	21	18	8	I/O	ST	In-Circuit Emulator Data Input/Output.		
EMUC3	15	12	42	I/O	ST	In-Circuit Emulator Clock Input/Output.		
EMUD3	14	11	41	I/O	ST	In-Circuit Emulator Data Input/Output.		
INT0	16	13	43	I	ST	External Interrupt Input.		
MCLR	1	26	18	Ι	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.		

PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

28-Pin SPDIP/ SOP/SOIC 9 10 5 4 22 21 14 15 10	28-Pin QFN 6 7 2 1 19 18 12	44-Pin QFN/TQFP 30 31 22 21 9 8	I/O I I/O I/O	Input Buffer ANA ANA	Description Main Oscillator Input Connection. Main Oscillator Output Connection.
10 5 4 22 21 14 15	7 2 1 19 18	31 22 21 9	0 I/O	ANA	•
5 4 22 21 14 15	2 1 19 18	22 21 9	I/O		Main Oscillator Output Connection
4 22 21 14 15	1 19 18	21 9			
22 21 14 15	19 18	9	I/O	ST	In-Circuit Debugger and ICSP™ Programming Clock
21 14 15	18		",0	ST	In-Circuit Debugger and ICSP Programming Data.
14 15		g	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.
15	12	0	I/O	ST	In-Circuit Debugger and ICSP Programming Data.
		42	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.
10	11	41	I/O	ST	In-Circuit Debugger and ICSP Programming Data.
10	7	3	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
12	9	2	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
—	—	27	0	_	Parallel Master Port Address (Demultiplexed Master
_	_	38	0	_	modes).
—	—	37	0	_	
—	—	4	0	—	
_	_	5	0	_	
—	—	13	0	—	
_	_	32	0	_	
—	—	35	0	—	
_	_	12	0	—	
—	—	—	0	—	
—	—	—	0	_	
_	_	—	0	—	
11	8	36	0	_	Parallel Master Port Byte Enable Strobe.
26	23	15	0	—	Parallel Master Port Chip Select 1 Strobe/Address Bit 14.
23	20	10	I/O	ST	Parallel Master Port Data (Demultiplexed Master mode) or
22	19	9	I/O	ST	Address/Data (Multiplexed Master modes).
21	18	8	I/O	ST	
18	15	1	I/O	ST	
17	14	44	I/O	ST	
16	13	43	I/O	ST	
15	12	42	I/O	ST	
14	11	41	I/O	ST	
24	21	11	0		Parallel Master Port Read Strobe.
25	22	14	0		Parallel Master Port Write Strobe.
		11 8 26 23 23 20 22 19 21 18 18 15 17 14 16 13 15 12 14 11 24 21 25 22	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

TABLE 1-2:	PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)	

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Alternative multiplexing for SDA1 and SCL1 when I2C1SEL Configuration bit is cleared.

		Pin Number				
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
RA0	2	27	19	I/O	ST	PORTA Digital I/O.
RA1	3	28	20	I/O	ST	
RA2	9	6	30	I/O	ST	
RA3	10	7	31	I/O	ST	
RA4	12	9	34	I/O	ST	
RA7		_	13	I/O	ST	
RA8		_	32	I/O	ST	
RA9		_	35	I/O	ST	
RA10		_	12	I/O	ST	
RB0	4	1	21	I/O	ST	PORTB Digital I/O.
RB1	5	2	22	I/O	ST	
RB2	6	3	23	I/O	ST	
RB3	7	4	24	I/O	ST	
RB4	11	8	33	I/O	ST	-
RB5	14	11	41	I/O	ST	
RB6	15	12	42	I/O	ST	
RB7	16	13	43	I/O	ST	
RB8	17	14	44	I/O	ST	
RB9	18	15	1	I/O	ST	
RB10	21	18	8	I/O	ST	
RB11	22	19	9	I/O	ST	
RB12	23	20	10	I/O	ST	
RB13	24	21	11	I/O	ST	
RB14	25	22	14	I/O	ST	
RB15	26	23	15	I/O	ST	
RC0		_	25	I/O	ST	PORTC Digital I/O.
RC1		_	26	I/O	ST	
RC2		_	27	I/O	ST	
RC3	—	_	36	I/O	ST	1
RC4	—	—	37	I/O	ST]
RC5		_	38	I/O	ST	1
RC6	—	—	2	I/O	ST	1
RC7	_	—	3	I/O	ST]
RC8	—	—	4	I/O	ST	1
RC9		_	5	I/O	ST	1
Legend:	TTL = TTL inp ANA = Analog		utput		ST = 8 I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

ANA = Analog level input/output $l^2C^{TM} = l^2C/SMBus$ input buffer **Note 1:** Alternative multiplexing for SDA1 and SCL1 when I2C1SEL Configuration bit is cleared.

		Pin Number				
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
RP0	4	1	21	I/O	ST	Remappable Peripheral.
RP1	5	2	22	I/O	ST	
RP2	6	3	23	I/O	ST	
RP3	7	4	24	I/O	ST	
RP4	11	8	33	I/O	ST	
RP5	14	11	41	I/O	ST	
RP6	15	12	42	I/O	ST	
RP7	16	13	43	I/O	ST	
RP8	17	14	44	I/O	ST	
RP9	18	15	1	I/O	ST	
RP10	21	18	8	I/O	ST	
RP11	22	19	9	I/O	ST	
RP12	23	20	10	I/O	ST	
RP13	24	21	11	I/O	ST	
RP14	25	22	14	I/O	ST	
RP15	26	23	15	I/O	ST	
RP16		_	25	I/O	ST	
RP17	—	_	26	I/O	ST	
RP18	—	_	27	I/O	ST	
RP19	—	_	36	I/O	ST	
RP20	—	_	37	I/O	ST	
RP21	—	_	38	I/O	ST	
RP22	—	_	2	I/O	ST	
RP23	—	_	3	I/O	ST	
RP24	—	_	4	I/O	ST	
RP25	—	_	5	I/O	ST	
RTCC	25	22	14	0	_	Real-Time Clock Alarm Output.
SCL1	17, 15 ⁽¹⁾	14, 12 ⁽¹⁾	44, 42 ⁽¹⁾	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	7	4		I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SDA1	18, 14 ⁽¹⁾	15, 11 ⁽¹⁾	1, 41 ⁽¹⁾	I/O	l ² C	I2C1 Data Input/Output.
SDA2	6	3		I/O	l ² C	I2C2 Data Input/Output.
SOSCI	11	8	33	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.
Legend:	TTL = TTL inp	ut buffer	•		ST = 5	Schmitt Trigger input buffer

PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

TTL = TTL input buffer Legend:

ANA = Analog level input/output

$$\begin{split} ST &= Schmitt \ Trigger \ input \ buffer \\ I^2 C^{\intercal M} &= I^2 C/SMBus \ input \ buffer \end{split}$$

Note 1: Alternative multiplexing for SDA1 and SCL1 when I2C1SEL Configuration bit is cleared.

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

		Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description			
T1CK	12	9	34	I	ST	Timer1 Clock.			
TCK	17	14	13	I	ST	JTAG Test Clock/Programming Clock Input.			
TDI	21	18	35	Ι	ST	JTAG Test Data/Programming Data Input.			
TDO	18	15	32	0		JTAG Test Data Output.			
TMS	22	19	12	I	ST	JTAG Test Mode Select Input.			
Vdd	13, 28	10, 25	28, 40	Р		Positive Supply for Peripheral Digital Logic and I/O Pins.			
VDDCAP	20	17	7	Р		External Filter Capacitor Connection (regulator enabled).			
VDDCORE	20	17	7	Ρ	—	Positive Supply for Microcontroller Core Logic (regulator disabled).			
VREF-	3	28	20	Ι	ANA	A/D and Comparator Reference Voltage (low) Input.			
VREF+	2	27	19	Ι	ANA	A/D and Comparator Reference Voltage (high) Input.			
Vss	8, 27	5, 24	29, 39	Р	_	Ground Reference for Logic and I/O Pins.			
Leaend:									

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Alternative multiplexing for SDA1 and SCL1 when I2C1SEL Configuration bit is cleared.

2.0 CPU

For most instructions, the core is capable of executing a data (or program data) memory read, a working reg-

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.





FIGURE 2-1: PIC24F CPU CORE BLOCK DIAGRAM

To Peripheral Modules

TABLE 2-1: CPU CORE REGISTERS

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

FIGURE 2-2: PROGRAMMER'S MODEL



2.2 CPU Control Registers

REGISTER 2-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_		_	_	_		_	DC
bit 15							bit 8
							2.1.0
R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
R = Readab		W = Writable	bit	-	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-9	-	ited: Read as '					
bit 8		f Carry/Borrow		for byte-sized a	data) or 8th low-	order bit (for wa	ord-cized data)
		sult occurred		ioi byte-sized t			Jiu-Sizeu uala)
	0 = No carry	-out from the 4	th or 8th low-c	order bit of the	result has occur	red	
bit 7-5	IPL2:IPL0: C	PU Interrupt P	riority Level St	atus bits ^(1,2)			
		nterrupt priority			s disabled.		
		nterrupt priority					
		nterrupt Priority nterrupt priority					
		nterrupt priority					
		nterrupt priority					
		nterrupt priority					
		nterrupt priority					
bit 4		Loop Active bit					
		oop in progress oop not in prog					
bit 3	N: ALU Nega						
	1 = Result wa						
		as non-negative	e (zero or posi	tive)			
bit 2	OV: ALU Ove	erflow bit					
	1 = Overflow	occurred for si	gned (2's com	plement) arithr	metic in this arit	hmetic operatio	on
		ow has occurre	d				
bit 1	Z: ALU Zero I						
	-				e time in the pa s cleared it (i.e.,		cult)
bit 0	C: ALU Carry	-			s cleared it (i.e.,		Suit
	•	ut from the Mo	st Significant k	oit of the result	occurred		
		out from the M					
Note 1: ⊤	he IPL Status bits	s are read-only	when NSTDI	S (INTCON1~1	 5>) = 1		
	he IPL Status bits	-				n the CPU Inte	rrupt Priority
- · ·							

2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 2-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_			—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
		—	—	IPL3 ⁽¹⁾	PSV	—	—

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

2.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

2.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

2.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

2.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 2-2.

TABLE 2-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

3.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

3.1 **Program Address Space**


The program address memory space of PIC24FJ64GA004 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 3.3** "**Interfacing Program and Data Memory Spaces**".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and device ID sections of the configuration memory space.

Memory maps for the PIC24FJ64GA004 family of devices are shown in Figure 3-1.

FIGURE 3-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GA004 FAMILY DEVICES



3.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

3.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table"**.

3.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ64GA004 family devices, the top two words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ64GA004 family are shown in Table 3-1. Their location in the memory map is shown with the other memory vectors in Figure 3-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words do not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 23.1** "Configuration Bits".

TABLE 3-1:FLASH CONFIGURATION
WORDS FOR PIC24FJ64GA004
FAMILY DEVICES

Device	Program Memory (K words)	Configuration Word Addresses
PIC24FJ16GA	5.5	002BFCh: 002BFEh
PIC24FJ32GA	11	0057FCh: 0057FEh
PIC24FJ48GA	16	0083FCh: 0083FEh
PIC24FJ64GA	22	00ABFCh: 00ABFEh

FIGURE 3-2: PROGRAM MEMORY ORGANIZATION

msw Address	most signifi	cant word		least significant wo	ord	PC Address (Isw Address)
	2	3	16	8	0	
000001h	00000000					000000h
000003h	00000000					000002h
000005h	00000000					000004h
000007h	00000000					000006h
	$\$			~		
	Program Memory 'Phantom' Byte (read as '0')		Instru	ction Width		


3.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 3-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space visibility area (see **Section 3.3.3 "Reading Data from Program Memory Using Program Space Visibility"**). PIC24FJ64GA family devices implement a total of 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.



3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

3.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

3.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 3-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 3-3 through 3-24.

			SFR	Space Add	ress			
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h		Core		ICN		Interrupts		
100h	Tim	ners	Capture	—	Compare	_	_	—
200h	I ² C™	UART	S	PI	_	_	I/	0
300h	A	/D	_	_	_	_	_	_
400h	—	—		—	_	_	_	_
500h	—	—	_	—	_	_	_	_
600h	PMP	RTC/Comp	CRC	—		PF	PS	
700h	—	—	System	NVM/PMD		_	_	_

 TABLE 3-2:
 IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

Int i Bit i <th< th=""><th></th><th>CPU CO</th><th>RE REC</th><th>CPU CORE REGISTERS MAP</th><th>MAP</th><th>-</th><th>-</th><th></th><th></th><th></th><th>_</th><th>-</th><th>-</th><th>_</th><th>-</th><th></th><th>-</th><th></th></th<>		CPU CO	RE REC	CPU CORE REGISTERS MAP	MAP	-	-				_	-	-	_	-		-		
Working Flageliser 1 Working Flageliser 1 Working Flageliser 1 Monking F						#	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6			Bit	Bit 2	Bit 1	Bit 0	All Resets	
Wording Begaler Wording Begaler Monting Be									Working	Register 0								0000	
Wording Bigglier 3 Wording Bigglier 3 Monting Bigglier 5 Monting Bigglier 1 Montin									Working	Register 1								0000	
Working Register 4 Working Register 4 Working Register 4 Monking Register 4 Monking Register 5 Monking Register 1 Monkin<	1								Working	Register 2								0000	
Working Register 5 Working Register 5 Month Register 7 Month Register 10 Month Register 11 <	i i								Working	Register 3								0000	
Working Begister 6 Working Begister 6 Monthy Begister 6 Monthy Begister 6 Monthy Begister 6 Monthy Begister 1									Working	Register 4								0000	
Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Analysis Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Analysis Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Analysis Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1 Monting Register 1	1								Working	Register 5								0000	
Working Register 1 Working Register 10 Monting Register 12 Monting Register 12 Monting Register 12 Monting Register 13 Monting Register 14 Montind Register 14	I								Working	Register 6								0000	
Working Register 13 Working Register 13 Working Register 13 Working Register 13 Working Register 13 Working Register 14 Morking Register 14	L								Working	Register 7								0000	
Working Begister 1 Working Begister 1 Moriting Register 1 Moriting Register 1 Moritin Moriting Register 1	<u> </u>								Working	Register 8								0000	
Monting Register 10 Monting Register 11 Monting Register 12 Monting Register 13 Monting Register 13 Monting Register 13 Monting Register 15 Monting Register 14 Monting Register 15 Monting Register 15 Monting Register 15 Monting Register 15 Monting Register 15 Poly and Counter High Byte Register 15 Monting Register 15 Poly and Counter High Byte Register 15 Monting Register 15 Poly and Counter High Byte Register 15 Monting Register 15 Poly and Counter High Byte Register 15 Monting Register 15 Poly and Counter High Byte Register 15 Monting Register 15 Poly and Counter Register 15 Monting Register 15 Register 16 Monting Regist									Working	Register 9								0000	
	<u> </u>								Working F	Register 10								0000	
Winking Register 12 Norking Register 13 Morking Register 13 Norking Register 13 Morking Register 14 Norking Register 14 Morking Register 15 Norking Register 14 Morking Register 15 Norking Register 15 Morking Register 15 Norking Register 15 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Working F</td> <td>Register 11</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>									Working F	Register 11								0000	
Moring Register 13 Moring Register 13 Annoling Register 14 Moring Register 14 Annoling Register 15 Moring Register 15 Annoling Register 16 Moring Register 16 Annoling Register 16 Moring Register 16 Annoling Register 16 Moring Register 17 Annoling Register 16 Moring Register 17 Annoling Register 17 Merind Register 17									Working F	Register 12								0000	
Working Register 14 Working Register 15 Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 Nonking Register 15 State Nonking Register 15 State Nonking Register 15 <t< td=""><td><u> </u></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Working F</td><td>Register 13</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	<u> </u>								Working F	Register 13								0000	
Working Register 15 States Pointer Limit Value Register Pointer Register <th c<="" td=""><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Working F</td><td>Register 14</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th>	<td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Working F</td> <td>Register 14</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	-								Working F	Register 14								0000
Stack Pointer Limit Value Register Stack Pointer Limit Value Register Program Counter Live Byte Register Program Counter Live Byte Register Program Counter Live Byte Register Table Memory Page Address Register Program Counter Ligh Byte Register Table Memory Page Address Register Importance Register Program Space Visibility Page Address Register Space Robiting Page Address Register Space Robiting Page Address Register Importance Robiting Page Address Register Space Robiting Page Address Register Importance Robiting Page Address Register									Working F	Register 15								0800	
Image: constraint of the constraind of the constraint of the constraind of the constraind of the								Stack	Pointer Lin	mit Value R	tegister							хххх	
Forgram Counter High Byte Register								Prograr	n Counter	Low Byte I	Register							0000	
Table Memory Page Address Register <td< td=""><td>-</td><td>1</td><td> </td><td>1</td><td> </td><td> </td><td> </td><td>Ι</td><td> </td><td></td><td></td><td>Pro</td><td>gram Count</td><td>er High Byte</td><td>Register</td><td></td><td></td><td>0000</td></td<>	-	1		1				Ι				Pro	gram Count	er High Byte	Register			0000	
<		1		1				Ι				Table	e Memory P	age Address	s Register			0000	
Image: constraint of the state of		1	1					I	I			Program	Space Visib	lity Page Ad	dress Regis	ter		0000	
D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D <thd< th=""> <thd< th=""></thd<></thd<>								Rep(eat Loop C	Counter Re	gister							XXXX	
- - - - - - - PSV - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -		1		1				Ι	DC	IPL2	IPL1	IPL0		z	20	Z	с	0000	
- - Disable Interrupts Counter Register emented read as 'o'. Reset values are shown in hexadecimal. Site as 'o'. Reset values are shown in hexadecimal. IN REGISTER MAP Bit 13 Bit 12 Bit 14 Bit 13 Bit 13 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 15 Bit 16 Bit								Ι	Ι		Ι			IPL3	PSV	Ι		0000	
values are shown in hexadecimal.12Bit 1Bit 10Bit 9Bit 8Bit 7Bit 5Bit 4Bit 3Bit 2Bit 1Bit 02ECN1EECN0EE(¹)CN0EE(¹)CN0EE(¹)CN0EE(¹)CN0EE(¹)CN1EE(¹) <td></td> <td> </td> <td>Ι</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Disab</td> <td>le Interrupt</td> <td>ts Counter</td> <td>Register</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>XXXX</td>			Ι						Disab	le Interrupt	ts Counter	Register						XXXX	
In REGISTER MAP Bit 13 Bit 12 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 15 Bit 14 Bit 16 Bit	iu	mplemented,	read as 'o'.	Reset value	es are shov		lecimal.												
Bit 13Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 1CN141ECN131ECN131ECN10E(¹¹)CN91E(¹¹)CN91E(¹¹)CN91E(¹¹)CN31ECN11ECN11ECN11ECN11ECN11ECN11ECN11E(¹¹)CN11E(¹¹)CN1		ICN REC	SISTER	МАР															
CN14IECN13IECN17IECN11IECN10E(1)CN01E(1)CN01E(1)CN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11ECN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN11E(1)CN1	12		Bit 13	Bit 12	Bit 11	Bit 10			3it 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
CN30IE CN28IE CN28IE CN26IE CN28IE CN24IE CN28IE CN21E CN21E CN19IE ⁽¹⁾ CN18IE ⁽¹⁾	51.			CN12IE							CN6IE	CN5IE	CN4IE	CN3IE	CN2IE			0000	
CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE ⁽¹⁾ CN8PUE ⁽¹⁾ CN8PUE ⁽¹⁾ CN2PUE CN2PUE CN2PUE CN2PUE CN2PUE CN2PUE CN2PUE CN2PUE CN2PUE ⁽¹⁾ CN13PUE ⁽¹⁾	1	CN30IE		CN28IE ⁽¹⁾								CN21IE	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE ⁽¹⁾			0000	
CN27PUE CN26PUE ⁽¹⁾ CN25PUE ⁽¹⁾ CN24PUE CN23PUE CN22PUE CN27PUE CN20PUE ⁽¹⁾ CN19PUE ⁽¹⁾ CN18PUE ⁽¹⁾ CN17PUE ⁽¹⁾ CN16PUE	Ъ					0	(1) CN9PL	UE(1) CNE	3PUE ⁽¹⁾ C	N7PUE C	NGPUE	CN5PUE	CN4PUE		CN2PUE	CN1PUE	CNOPUE	0000	
	1	CN30PUE	E CN29PUE	CN28PUE ⁽¹		0	(1) CN25PI	UE(1) CN	24PUE CI	N23PUE CI	N22PUE 0	SN21PUE	CN20PUE ⁽¹⁾		CN18PUE ⁽¹	CN17PUE(CN16PUE	0000	

© 2007 Microchip Technology Inc.

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Bits not available on 28-pin devices; read as '0'.

Legend: Note 1:

TABLE	3-5:	INTEF	INTERRUPT CONTROLLER RE	CONTR	OLLER	REGIS ⁻	GISTER MAP	٩N										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	Ι	Ι		Ι	I		Ι	Ι	Ι	Ι	MATHERR	ADDRERR	STKERR	OSCFAIL	Ι	0000
INTCON2	0082	ALTIVT	DISI	I	Ι		Ι	Ι	Ι	Ι	Ι			Ι	INTZEP	INT1EP	INTOEP	0000
IFS0	0084	I		AD1IF	U1TXIF	U1RXIF	SPI11F	SPF1IF	T3IF	T2IF	0C2IF	IC2IF	I	T11F	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	Ι	Ι	Ι		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	Ι	Ι	PMPIF	Ι	I	I	OC5IF	Ι	IC5IF	IC4IF	IC3IF	1	Ι		SPI2IF	SPF2IF	0000
IFS3	008A	Ι	RTCIF	Ι	I	I	I	I	Ι	Ι	Ι		Ι	Ι	MI2C2IF	SI2C2IF	I	0000
IFS4	008C	Ι	Ι	Ι	I	I	I	I	LVDIF	Ι	Ι		Ι	CRCIF	UZERIF	U1ERIF	I	0000
IEC0	0094	Ι	Ι	AD1IE	U1TXIE	U1RXIE	SPI1E	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	Ι	TIE	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	Ι	Ι	Ι	I	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	8600			PMPIE				OC5IE		IC5IE	IC4IE	IC3IE	Ι	-		SPI2IE	SPF2IE	0000
IEC3	A600	Ι	RTCIE	I	Ι		I	I	Ι	Ι	Ι			Ι	MI2C2IE	SI2C2IE	I	0000
IEC4	D600	Ι	Ι	I	Ι		Ι	I	LVDIE	Ι	Ι	I	Ι	CRCIE	UZERIE	U1ERIE	I	0000
IPC0	00A4		T1IP2	T1IP1	T11P0		0C1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0	Ι	INTOIP2	INTOIP1	INTOIPO	4444
IPC1	00A6		T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0		IC2IP2	IC2IP1	IC2IP0	Ι		Ι		4444
IPC2	00A8		U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SP11IP0		SPF1IP2	SPF1IP1	SPF1IP0	Ι	T3IP2	T3IP1	T3IP0	4444
IPC3	AAOO	Ι	Ι	I	I		I	I	Ι		AD11P2	AD11P1	AD1IP0	Ι	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	00AC	Ι	CNIP2	CNIP1	CNIPO		CMIP2	CMIP1	CMIPO	Ι	MI2C1P2	MI2C1P1	MI2C1P0	Ι	SI2C1P2	SI2C1P1	SI2C1P0	4444
IPC5	00AE		Ι				Ι		Ι	Ι	Ι			Ι	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	00B0	Ι	T4IP2	T4IP1	T4IP0	I	OC4IP2	OC4IP1	OC4IP0	Ι	OC3IP2	OC3IP1	OC3IP0	Ι		Ι	I	4444
IPC7	00B2		U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	Ι	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4		Ι	I			I		Ι		SPI2IP2	SPI2IP1	SPI2IP0	Ι	SPF2IP2	SPF2IP1	SPF2IP0	4444
IPC9	00B6		IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0	Ι		Ι	I	4444
IPC10	00B8		Ι	I			I		Ι		OC5IP2	OC5IP1	OC5IP0	Ι		Ι	I	4444
IPC11	00BA		Ι	I			I		Ι		PMPIP2	PMPIP1	PMPIP0	Ι		Ι	I	4444
IPC12	00BC						MI2C2P2	MI2C2P1	MI2C2P0		SI2C2P2	SI2C2P1	SI2C2P0	I				4444
IPC15	00C2						RTCIP2	RTCIP1	RTCIP0					I				4444
IPC16	00C4		CRCIP2	CRCIP1	CRCIPO		U2ERIP2	U2ERIP1	U2ERIPO		U1ERIP2	U1ERIP1	U1ERIP0	I				4444
IPC18	00C8													I	LVDIP2	LVDIP1	LVDIP0	4444
Legend:	- 	ınimplemen	— = unimplemented, read as '0'. Reset values are shown in hexadecimal	s 'o'. Reset	values are s	shown in h	exadecimal											

TABLE 3-6:	3-6:	TIMER	TIMER REGISTER MAP	TER M/	٩P													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TMR1	0100								Timer1 I	Timer1 Register								0000
PR1	0102								Timer1 Peri	Timer1 Period Register								보고고고
T1CON	0104	TON	Ι	TSIDL	Ι	Ι	Ι	Ι		Ι	TGATE	TCKPS1	TCKPS0	I	TSYNC	TCS	Ι	0000
TMR2	0106								Timer2 I	Timer2 Register								0000
TMR3H	0108						Timer	3 Holding R	legister (for	Timer3 Holding Register (for 32-bit timer operations only)	· operations	only)						0000
TMR3	010A								Timer3 I	Timer3 Register								0000
PR2	010C								Timer2 Peri	Timer2 Period Register								FFFF
PR3	010E								Timer3 Peri	Timer3 Period Register								크크크크
T2CON	0110	TON	Ι	TSIDL	Ι	Ι	Ι	Ι		Ι	TGATE	TCKPS1	TCKPS0	T32	Ι	TCS	-	0000
T3CON	0112	TON	Ι	TSIDL	Ι	Ι	Ι	Ι	Ι	Ι	TGATE	TCKPS1	TCKPS0		Ι	TCS	—	0000
TMR4	0114								Timer4 I	Timer4 Register								0000
TMR5H	0116						Tim	ner5 Holding	g Register (Timer5 Holding Register (for 32-bit operations only)	perations on	(yl						0000
TMR5	0118								Timer5 I	Timer5 Register								0000
PR4	011A								Timer4 Peri	Timer4 Period Register								크크크크
PR5	011C								Timer5 Peri	Timer5 Period Register								크크크크
T4CON	011E	TON	Ι	TSIDL	Ι	Ι	-	Ι		Ι	TGATE	TCKPS1	TCKPS0	T32	Ι	TCS	-	0000
T5CON	0120	TON	Ι	TSIDL						I	TGATE	TCKPS1	TCKPS0			TCS		0000
Legend:	un =	iimplementi	ed, read as	'₀'. Reset v	= unimplemented, read as '0'. Reset values are shown in		hexadecimal.											
TABLE 3-7:	3-7:	INPUT	CAPTU	IRE RE	INPUT CAPTURE REGISTER MAR	MAP												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							IL	nput 1 Capt	Input 1 Capture Register	L							FFFF
IC1CON	0142			ICSIDL						ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144							-	Jput 2 Capt	Input 2 Capture Register	_							FFFF
	ſ				ļ				l						Ī			

FFF 0000

ICM0

ICM1

ICM2

ICBNE

ICOV

ICI0

ICI1

ICTMR

I

ICSIDL

I

I

0146 0148

IC2CON

Input 3 Capture Register

FFF 0000 FFF 0000 FFF 0000

ICM0

ICM1

ICM2

ICBNE

ICOV

ICI0

ICI1

ICTMR

I

1

ICSIDL

I

014A 014C 014E 0150

IC3CON

IC3BUF

IC4BUF IC4CON

Input 4 Capture Register

ICM0

ICM1

ICM2

ICBNE

ICOV

IC10

IC11

ICTMR

I

Input 5 Capture Register

ICM0

ICM1

ICM2

ICBNE

ICOV

IC10

101

ICTMR

L

T

T

ICSIDL

I

I

© 2007 Microchip Technology Inc.

Legend:

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ICSIDL

0152

IC5CON

C5BUF

TABLE 3-8:	3-8:	OUTPL	JT COM	OUTPUT COMPARE REGISTER	REGISTI	ER MAP									-			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Output Co	ompare 1 S	Output Compare 1 Secondary Register	Register							FFF
OC1R	0182							Out	put Compa	Output Compare 1 Register	er							FFFF
OC1CON	0184	Ι		OCSIDL					Ι	Ι		Ι	OCFLT	OCTSEL	OCM2	OCM1	OCMO	0000
OC2RS	0186							Output Co	ompare 2 S	Output Compare 2 Secondary Register	Register							FFFF
OC2R	0188							Out	put Compa	Output Compare 2 Register	er							FFF
OC2CON	018A	I	I	OCSIDL	Ι				I	I		I	OCFLT	OCTSEL	OCM2	OCM1	OCMO	0000
OC3RS	018C							Output Co	ompare 3 S	Output Compare 3 Secondary Register	Register							FFF
OC3R	018E							Out	put Compa	Output Compare 3 Register	er							FFF
OC3CON	0190		Ι	OCSIDL	-		-		Ι	Ι		Ι	OCFLT	OCTSEL	OCM2	OCM1	OCMO	0000
OC4RS	0192							Output Co	ompare 4 S	Output Compare 4 Secondary Register	Register							FFFF
OC4R	0194							Out	put Compa	Output Compare 4 Register	er							FFF
OC4CON	0196	Ι		OCSIDL	-				Ι	Ι	Ι	Ι	OCFLT	OCTSEL	OCM2	OCM1	OCMO	0000
OC5RS	0198							Output Co	ompare 5 S	Output Compare 5 Secondary Register	Register							FFFF
OC5R	019A							Out	put Compa	Output Compare 5 Register	er							FFFF
OC5CON	019C			OCSIDL			I		Ι				OCFLT	OCTSEL	OCM2	OCM1	OCMO	0000
Legend:	un =	implemente	ed, read as	= unimplemented, read as '0'. Reset values are shown in hexadecimal	alues are sh	vown in hex	adecimal.											
TABLE 2.0.	.0-0			I ² CTM DECICTED MAD	~													
		-																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
I2C1RCV	0200	Ι	Ι	Ι	Ι	Ι			Ι				Receive	Receive Register 1				0000
I2C1TRN	0202	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι				Transmit	Transmit Register 1				00FF
I2C1BRG	0204	Ι	Ι	Ι	Ι	Ι	Ι	Ι				Baud Rate	e Generato	Baud Rate Generator Register 1				0000

© 2007 Microchip	Technology Inc.
------------------	-----------------

1000 0000 0000 0000 00FF

SEN

RSEN

PEN

RCEN

ACKEN

AKDT

STREN

GCEN

SMEN

A10M

IPMIEN

SCLREL

I2CSIDL

RBF

R/M

S

٩

D/A

I2COV

ADD10

DISSLW GCSTAT

BCL

L

Ι

L

TRSTAT

I2CEN AKSTAT

> 0208 020A 020C

0206

2C1CON 2C1STAT 2C1ADD 2C1MSK 2C2RCV

1 1 1 1

1 1 1 1

1 1

AMSK'

AMSK1

AMSK2

AMSK3

AMSK4

AMSK5

AMSK6

AMSK7

AMSK8

AMSK9

Address Register 1

Receive Register 2 Transmit Register 2 0000

TBF

RBF

AMSK'

AMSK1

AMSK2

AMSK3

AMSK4

AMSK5

AMSK6

AMSK7

AMSK9 AMSK8

Address Register 2

1000

SEN

RSEN

PEN R/M

RCEN

ACKEN

ACKDT D/A

STREN I2COV

GCEN

SMEN

DISSLW GCSTAT

A10M

IPMIEN

SCLREL

I2CSIDL

1 1

0210 0212 0214

2C2BRG

TRSTAT

ACKSTAT

0218 021A

2C2STAT

2C2ADD

I2CEN

0216

2C2CON

BCL

T

T

ADD10

S

٩

Baud Rate Generator Register 2

I2C2MSK	021C	I			I		I
Legend:	un =	iimplemented,	read as '0	. Reset va	et values are she	own in hexa	tdecimal.

TABLE 3-10:	3-10:	UART	REGIS	UART REGISTER MAP	д.													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN		USIDL	IREN	RTSMD	I	UEN1	UENO	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISELO	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	-		Ι		Ι	Ι	Ι	UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U1RXREG	0226	-		I		I	Ι	Ι	URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U1BRG	0228							Baud Re	tte Generat	Baud Rate Generator Prescaler Register	Register							0000
U2MODE	0230	UARTEN	Ι	USIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	Ι	UTXBRK	UTXEN	UTXBF	TRMT	URCISEL1	URCISELO	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	Ι	Ι	Ι	I	I		Ι	UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U2RXREG	0236	Ι	Ι	Ι	I	I		Ι	URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U2BRG	0238	Baud Rate Generator Prescaler	Generator F	rescaler														0000
Legend:	n 	nimplement	ed, read as	= unimplemented, read as '0'. Reset values are show	alues are s	shown in he:	n in hexadecimal.											

TABLE 3-11:		SPI REGISTER MAP	GISTEI	R MAP														
File Name Addr	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	I	SPISIDL		I	SPIBEC2	SPIBEC1	SPIBEC0	I	SPIROV		1	I	ļ	SPITBF	SPIRBF	0000
SPI1CON1	0242	Ι	Ι	I	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL			I	I	I	I	I	I	Ι	I	I	SPIFE	SPIBEN	0000
SPI1BUF	0248							SP	SPI1 Transmit/Receive Buffer	Receive Buf	fer							0000
SPI2STAT	0260	SPIEN	Ι	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0	I	SPIROV	I	Ι	I	I	SPITBF	SPIRBF	0000
SPI2CON1	0262	Ι	Ι	I	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL			I	I	I	I	I	I	I	I	I	SPIFE	SPIBEN	0000
SPI2BUF	0268							SP	SPI2 Transmit/Receive Buffer	Receive Buf	fer							0000
Legend:	un = —	implement∈	∋d, read as	= unimplemented, read as '0'. Reset values are show	alues are sh	lown in hex.	n in hexadecimal.											

PIC24FJ64GA004 FAMILY

RAP 8	
STER N	
ORTA REGISTER	
PORT/	
3-12:	
TABLE 3-12:	

File Name	Addr	Bit 15	Bit 14	Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA 02C0	02C0	I		I		I	TRISA10 ⁽¹⁾ TRISA9 ⁽¹⁾ TRISA8 ⁽¹⁾ TRISA7 ⁽¹⁾	TRISA9 ⁽¹⁾	TRISA8 ⁽¹⁾	TRISA7 ⁽¹⁾	I	I	TRISA4	TRISA3 ⁽²⁾	TRISA4 TRISA3 ⁽²⁾ TRISA2 ⁽³⁾ TRISA1 TRISA0	TRISA1	TRISA0	079F
PORTA 02C2	02C2	I	Ι	Ι	Ι	I	RA10 ⁽¹⁾	RA10 ⁽¹⁾ RA9 ⁽¹⁾	RA8 ⁽¹⁾ RA7 ⁽¹⁾	RA7 ⁽¹⁾	I	I	RA4	RA3 ⁽²⁾	RA3 ⁽²⁾ RA2 ⁽³⁾	RA1	RA0	0000
LATA	02C4	I	Ι	Ι	Ι	I	LATA10 ⁽¹⁾ LATA9 ⁽¹⁾ LATA8 ⁽¹⁾ LATA7 ⁽¹⁾	LATA9 ⁽¹⁾	LATA8 ⁽¹⁾	LATA7 ⁽¹⁾	I	I	LATA4	LATA3 ⁽²⁾	LATA4 LATA3 ⁽²⁾ LATA2 ⁽³⁾ LATA1	LATA1	LATA0 0	0000
ODCA 02C6	02C6	I	Ι	Ι	Ι	I	ODA10 ⁽¹⁾ ODA9 ⁽¹⁾ ODA8 ⁽¹⁾ ODA7 ⁽¹⁾	ODA9 ⁽¹⁾	ODA8 ⁽¹⁾	ODA7 ⁽¹⁾	I	I	ODA4	ODA3 ⁽²⁾	ODA4 ODA3 ⁽²⁾ ODA2 ⁽³⁾ ODA1	ODA1	ODAO	0000
Legend:	IN =	nimplemen	Legend: — = unimplemented, read as '0'	s '0'.														

Note

÷ ∺ ∺

Bits are not available on 28-pin devices; read as '0'. Bits are available only when the primary oscillator is disabled (POSCMD<1:0> = 00); otherwise read as '0'. Bits are available only when the primary oscillator is disabled or EC mode is selected (POSCMD<1:0> = 00 or 11) and CLKO is disabled (OSCIOFNC = 0); otherwise, read as '0'.

PORTB REGISTER MAP **TABLE 3-13:**

File Name	Addr	Bit 15 Bit 14 Bit 13	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB		02C8 TRISB15 TRISB14 TRISB13 TRISB12	TRISB14	TRISB13	TRISB12	TRISB11	FRISB11 TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4 1	RISB3	TRISB2	TRISB1	TRISBO	FFF
PORTB 02CA	02CA	RB15	RB14 RB13	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	0000
LATB	02CC	02CC LATB15 LATB14 LATB13 LATB12	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB		02CE 0DB15 0DB14 0DB13 0DB12	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000
Leaend:		= unimplemented. read as '0'	d. read as '	,o														

PORTC REGISTER MAP TABLE 3-14:

File Name	Addr	Addr Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC ⁽¹⁾ 02D0	02D0	Ι	Ι	Ι	Ι	I	I	TRISC9	TRISC8	'RISC7	RISC6	TRISC5 TRISC4	TRISC4	t TRISC3 TI	RISC2	TRISC1 TRISC0	TRISC0	03FF
PORTC ⁽¹⁾ 02D2	02D2	Ι	Ι	Ι	—	I		RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000
LATC ⁽¹⁾ 02D4	02D4	Ι	Ι	Ι	—	I		LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	0000
ODCC ⁽¹⁾ 02D6	02D6	Ι	Ι	Ι	—	I		ODC9	OSC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODCO	0000
l occord.		implomet	o, se besta betaemelemelen	, ^ر ,														

— = unimplemented, read as '0' Bits not available on 28-pin devices; read as '0'. ÷ Legend: Note 1:

PAD CONFIGURATION REGISTER MAP **TABLE 3-15:**

File Name	Addr	Bit 15	Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	ļ	I	I		1	1	1		1	1		1	I	I	RTSECSEL	PMPTTL	0000
Legend:	un =	— = unimplementec	ed, read as 'o'	, 0,														

PIC24FJ64GA004 FAMILY

TABLE 3-16:	3-16:	ADC R	ADC REGISTER MAP	R MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AD1BUF0	0300								ADC Data Buffer 0	a Buffer 0								XXXX
AD1BUF1	0302								ADC Data Buffer 1	a Buffer 1								XXXX
AD1BUF2	0304								ADC Data Buffer 2	a Buffer 2								XXXX
AD1BUF3	0306								ADC Data Buffer 3	a Buffer 3								XXXX
AD1BUF4	0308								ADC Data Buffer 4	a Buffer 4								XXXX
AD1BUF5	A080								ADC Data Buffer 5	a Buffer 5								XXXX
AD1BUF6	030C								ADC Data Buffer 6	a Buffer 6								XXXX
AD1BUF7	30E0								ADC Data Buffer 7	a Buffer 7								XXXX
AD1BUF8	0310								ADC Data Buffer 8	a Buffer 8								XXXX
AD1BUF9	0312								ADC Data Buffer 9	a Buffer 9								XXXX
AD1BUFA	0314								ADC Data Buffer 10	Buffer 10								XXXX
AD1BUFB	0316								ADC Data Buffer 11	Buffer 11								XXXX
AD1BUFC	0318								ADC Data Buffer 12	Buffer 12								XXXX
AD1BUFD	031A								ADC Data Buffer 13	Buffer 13								XXXX
AD1BUFE	031C								ADC Data Buffer 14	Buffer 14								XXXX
AD1BUFF	031E								ADC Data Buffer 15	Buffer 15								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	Ι	Ι		FORM1	FORMO	SSRC2	SSRC1	SSRC0		Ι	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	Ι	Ι	CSCNA	Ι	Ι	BUFS		SMP13	SMP12	SMP11	SMPIO	BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι		SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS0	0328	CHONB	I	I	Ι	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CHONA		I		CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFG	032C			Ι	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι	Ι	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
Legend:	un =	= unimplemented, read as '0'	d, read as	,0,														
TABLE 3-17:	3-17:	PARAL	TEL M	ASTER /	PARALLEL MASTER/SLAVE PO	PORT F	REGISTI	RT REGISTER MAP	~									

File Name Addr	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	1	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCMO	MODE 16	MODE1	MODE0	WAITB1	WAITBO	WAITM3	WAITM2	WAITM1	WAITMO	WAITE1	WAITE0	0000
PMADDR	0604		CS1	I	I	Ι	ADDR10	ADDR9	ADDR8	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	0000
PMDOUT1							Pai	Parallel Port Data Out Register 1 (Buffers 0 and 1	ata Out Reg	lister 1 (Buff	ers 0 and 1)	_						0000
PMDOUT2	9090						Pai	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ata Out Reg	lister 2 (Buff	ers 2 and 3)	_						0000
PMDIN1	0608						Ρĉ	Parallel Port Data In Register 1 (Buffers 0 and 1)	ata In Regi	ster 1 (Buffe	rs 0 and 1)							0000
PMDIN2	060A						Ρĉ	Parallel Port Data In Register 2 (Buffers 2 and 3)	ata In Regi	ster 2 (Buffe	rs 2 and 3)							0000
PMAEN	060C		PTEN14	I	Ι	Ι	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMSTAT	060E	IBF	IBOV	I	I	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	I	Ι	OB3E	OB2E	OB1E	OBOE	0000
Legend:	ר 	unimplemer	= unimplemented, read as '0'	.,0, S														

PIC24FJ64GA004 FAMILY

© 2007 Microchip Technology Inc.

TABLE 3-18:	-18:	REAL	-TIME (CLOCK A	ND CAL	ENDAR	REGIS ⁻	REAL-TIME CLOCK AND CALENDAR REGISTER MAP										
File Name	Addr	Bit 15	Bit 14	File Name Addr Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL 0620	0620						Alarn	n Value Regist	Alarm Value Register Window Based on APTR<1:0>	sed on AP	FR<1:0>							XXXX
ALCFGRPT	0622	ALRMEN	CHIME	ALCFGRPT 0622 ALRMEN CHIME AMASK3 AMASK2	AMASK2		AMASKO	ALRMPTR1	amaski amasko alemptri alemptro arpt7 arpt6 arpt5 arpt4 arpt3 arpt2 arpt1 arpto	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPTO	0000
RTCVAL	0624						RTCC	Value Registe	RTCC Value Register Window Based on RTCPTR<1:0>	∋d on RTC	PTR<1:0>							XXXX
RCFGCAL 0626 RTCEN	0626	RTCEN		- RTCWREN RTCSYNC H	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	ALFSEC RTCOE RTCPTR1 RTCPTR0 CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1		0000
Legend:	un =	= unimplemented, read as '0'	ed, read a	,0, S I														

DUAL COMPARATOR REGISTER MAP **TABLE 3-19:**

) All Resets	0000 SC	0000 0	
Bit 0	C1PC	CVR0	
Bit 1	C1NEG	CVR1	
Bit 2	C2POS	CVR2	
Bit 3	C2NEG	CVR3	
Bit 4	C2INV C1INV C2NEG C2POS C1NEG C1POS	CVRSS CVR3	
Bit 5	C2INV	CVRR	
Bit 6	C10UT	CVREN CVROE CVRR	
Bit 7	C2OUT	CVREN	
Bit 8	C10UTEN	Ι	
Bit 9	C1EN C20UTEN C10UTEN C20UT C10UT		
Bit 10	C1EN	-	
Bit 11	C2EN	-	
Bit 12	C2EVT C1EVT	Ι	
Bit 13	C2EVT	Ι	,0,S
ile Name Addr Bit 15 Bit 14 Bit 13 Bit 12	I		= unimplemented, read as '0'
Bit 15	0630 CMIDL	I	nimplement
Addr	0630	0632	- = n
File Name	CMCON	CVRCON 0632	Legend:

CRC REGISTER MAP TABLE 3-20:

Tile Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9				Bit 11 Bit 10 Bit	Bit 10 Bit	Bit	6	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON 0640 - CSIDL VWORD4 VWC	VWORD4	VWORD4	VWORD4	VWC	RD3	VWORD2	VWORD1	VWORD0	VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT	CRCMPT		CRCGO	PLEN3	PLEN2	PLEN1	CRCGO PLEN3 PLEN2 PLEN1 PLEN0	0040
CRCXOR 0642 X15 X14 X13 X12 X11	X14 X13 X12	X12	X12	X11		X10	6X	X8	X8 X7 X6		X5	X4	X3	X2	X1	Ι	0000
CRCDAT 0644 0644							0	CRC Data Ir	CRC Data Input Register	r							0000
CRCWDAT 0646 0646								CRC Result Register	ilt Register								0000
— = unimplemented, read as '0'	vlemented, read as '0'	l, read as 'o'															

TABLE 3-21 :	3-21:	PERI	PHER	AL PIN	PERIPHERAL PIN SELECT RE	REGIS.	GISTER MAP	۲.										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINRO	0680	I	I	I	INTR4	INTR3	INTR2	INTR1	INTRO		1			1				1F00
RPINR1	0682			Ι	I	I	Ι	Ι	Ι	Ι	Ι	I	INTR4	INTR3	INTR2	INTR1	INTRO	001F
RPINR3	0686		Ι	Ι	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	Ι	1		T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	lFlF
RPINR4	0688		Ι	Ι	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	I	1		T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	lFlF
RPINR7	068E		Ι	Ι	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	I	1		IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	lFlF
RPINR8	0690		Ι	Ι	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	Ι	1		IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	lFlF
RPINR9	0692		Ι	Ι	I	I	Ι		1	I	I	Ι	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	001F
RPINR11	9690	Ι			OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	I	Ι	I	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	lFlF
RPINR18	06A4	Ι		Ι	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	Ι	Ι	Ι	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	lFlF
RPINR19	98A6	Ι		Ι	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	UZCTSR0	Ι	Ι	Ι	U2RXR4	U2RXR3	UZRXR2	U2RXR1	U2RXR0	lFlF
RPINR20	8A30	Ι			SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	I	Ι	Ι	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	lFlF
RPINR21	06AA		Ι	Ι	I	I	Ι		1	I	I	Ι	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	001F
RPINR22	06AC	Ι		Ι	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	Ι	Ι	Ι	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	lFlF
RPINR23	06AE		Ι	Ι	I	I	Ι		1	I	I	Ι	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	001F
RPOR0	0000		Ι	Ι	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	I	I	I	RP0R4	RP0R3	RP0R2	RP0R1	RPORO	0000
RPOR1	06C2		Ι	Ι	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0		Ι	Ι	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	Ι		Ι	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0	Ι	Ι	Ι	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	0606	Ι	Ι		RP7R4	RP7R3	RP7R2	RP7R1	RP7R0		Ι	Ι	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8		Ι	Ι	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0		Ι	Ι	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA				RP11R4	RP11R3	RP11R2	RP11R1	RP11R0				RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC		Ι	Ι	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0		Ι	Ι	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	Ι		Ι	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0	Ι	Ι	Ι	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	Ι		Ι	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾	Ι	Ι	Ι	RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾	0000
RPOR9	06D2	Ι		Ι	RP19R4 ⁽¹⁾	RP19R3 ⁽¹⁾	RP19R2 ⁽¹⁾	RP19R1 ⁽¹⁾	RP19R0 ⁽¹⁾	Ι	Ι	Ι	RP18R4 ⁽¹⁾	RP18R3 ⁽¹⁾	RP18R2 ⁽¹⁾	RP18R1 ⁽¹⁾	RP18R0 ⁽¹⁾	0000
RPOR10	06D4	Ι			RP21R4 ⁽¹⁾ RP21	R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾	I	Ι	Ι	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾	0000
RPOR11	9CD0	Ι		Ι	RP23R4 ⁽¹⁾	RP23R4 ⁽¹⁾ RP23R3 ⁽¹⁾ RP23R2 ⁽¹⁾ RP23R1 ⁽¹⁾ RP23R0 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾	Ι	Ι	Ι	RP22R4 ⁽¹⁾	RP22R4 ⁽¹⁾ RP22R3 ⁽¹⁾ RP22R2 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾ RP22R0 ⁽¹⁾	RP22R0 ⁽¹⁾	0000
RPOR12	06D8	Ι		Ι	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾	Ι	Ι	Ι	RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾ RP24R2 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾ RP24R0 ⁽¹⁾	RP24R0 ⁽¹⁾	0000
Legend: Note 1:	— = u Bits or	nimpleme Ily availab	— = unimplemented, read as 'o' Bits only available on the 44-pin	as '0' 14-pin devi	— = unimplemented, read as ' $^{\rm 0}{}^{\rm i}$ Bits only available on the 44-pin devices; otherwise, they read as 'o'.	se, they rea	d as '0'.											

ш	
Щ	
PIN SELECT REGISTE	
Q	
Ж	
F	
Ö	
щ	
Щ	
S	_
Ž	
Δ.	
┛	
2	
щ	
<u>т</u>	
ERIPHERAL	
μ	
Δ.	
	┝
Ξ.	
: 3-21:	
	⊢

R MAP	
REGISTE	
CONTROL	
CLOCK (
TABLE 3-22:	

File Name	Addr	Bit 15	Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	RCON 0740 TRAPR IOPUWR	IOPUWR		1			CM	VREGS	EXTR	SWR	SWR SWDTEN WDTO SLEEP	WDTO	SLEEP	IDLE	BOR	POR (I	(Note 1)
OSCCON 0742	0742	I	COSC2	COSC2 COSC1 COSC0	COSCO	I	NOSC2	NOSC1	NOSCO	NOSC2 NOSC1 NOSC0 CTKTOCK IOTOCK TOCK	IOLOCK	LOCK	I	СF	I	SOSCEN	SOSCEN OSWEN (Note 2)	(Note 2)
CLKDIV 0744	0744	ROI	DOZE2 DOZE1 DOZE0	DOZE1		DOZEN	RCDIV2 RCDIV1	RCDIV1	RCDIV0	Ι	I	Ι	I	I	I	I		0100
OSCTUN 0748	0748	I	Ι	I	I	I	I	Ι	Ι	Ι	I	TUN5	TUN4	TUN5 TUN4 TUN3	TUN2	TUN1		0000
l enend.		implement	$-$ - Inimplemented read as 0°	, u,														

= unimplemented, read as ÷ Legena: Note 1:

RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on configuration fuses and by type of Reset. ä

NVM REGISTER MAP **TABLE 3-23:**

File Name	Addr	Bit 15	Bit 14	ile Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
NVMCON	VMCON 0760	WR	WREN	WRERR	I	1		I	I	Ι	ERASE	I	1	NVMOP3	VMOP3 NVMOP2 NVMOP1 NVMOP0 00000	NVMOP1	NVMOP0	0000 (1)
NVMKEY 0766	0766	Ι	Ι		I		Ι	Ι	I				NVMKEY<7:0>	Y<7:0>				0000
Legend: Note 1:	= un Reset v	implement€ /alue showr	— = unimplemented, read as 'o' Reset value shown is for POR o	' ₀ ' t only. Value	on other R	leset states	is depende	int on the st	tate of mem	ory write or	Legend: — = unimplemented, read as 'o' Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.	tions at the	time of Re	set.				

PMD REGISTER MAP TABLE 3-24:

	:																	
File Name	Addr	Bit 15	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
PMD1	0770	T5MD	0770 T5MD T4MD T3MD T2MD	T3MD	T2MD	T1MD			I	I2C1MD	U2MD	U1MD	I2C1MD U2MD U1MD SPI2MD SPI1MD	SPI1MD	1	1	ADC1MD 0000	0000
PMD2	0772		-	-	IC5MD	IC4MD	IC3MD	IC4MD IC3MD IC2MD IC1MD	IC1MD	Ι	I	I	OC5MD	OC4MD	OC3MD	OC5MD OC4MD OC3MD OC2MD OC1MD 0000	OC1MD	0000
PMD3	0774	Ι	-	-	-	-	CMPMD	CMPMD RTCCMD PMPMD CRCPMD	DMPMD	CRCPMD		1	Ι	Ι	1	I2C2MD		0000
Legend:	= n	nimplemente	— = unimplemented, read as '0'	,0,														

PIC24FJ64GA004 FAMILY

3.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





3.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word of the program word.

3.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 3-25 and Figure 3-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 3-25: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxxx	xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		02	xxx xxxx	XXX		xxx
-	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1xxx xxxx		XXXX XXXX XXXX XXXX		
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14	:0> ⁽¹⁾
(Block Remap/Read)		0	xxxx xx	xx	xxx xxxx xxx	x xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 3-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

3.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the "phantom byte", will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper "phantom" byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 4.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas such as the device ID. Table write operations are not allowed.




FIGURE 3-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

3.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.




FIGURE 3-7: PROGRAM SPACE VISIBILITY OPERATION

4.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual" chapter.

The PIC24FJ64GA004 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in four ways:

- In-Circuit Serial Programming (ICSP)
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ64GA004 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGCx and PGDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions (1536 bytes) at a time.


4.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 4-1: ADDRESSING FOR TABLE REGISTERS



4.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a page multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

4.3 JTAG Operation

The PIC24F family supports JTAG programming and boundary scan. Boundary scan can improve the manufacturing process by verifying pin-to-PCB connectivity. Programming can be performed with industry standard JTAG programmers supporting Serial Vector Format (SVF).

4.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board boot loader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

4.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 4.6 "Programming Operations"** for further details.

4.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit 0

Legend:	SO = Set-Only bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	WR: Write Control bit ⁽¹⁾
	 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit ⁽¹⁾
	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾
	 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) The program or erase experision completed permetty
	0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾
	 1 = Perform the erase operation specified by NVMOP3:NVMOP0 on the next WR command 0 = Perform the program operation specified by NVMOP3:NVMOP0 on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP3:NVMOP0: NVM Operation Select bits ^(1,2)
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽³⁾ 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1:	These bits can only be reset on POR.
2:	All other combinations of NVMOP3:NVMOP0 are unimplemented.

3: Available in ICSP[™] mode only. Refer to device programming specification.

4.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

EXAMPLE 4-1: ERASING A PROGRAM MEMORY BLOCK

; Set up NVMCON for block erase operation MOV #0x4042, W0 MOV W0, NVMCON	; ; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	i
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 4-2: LOADING THE WRITE BUFFERS

-			
;	Set up NVMCON	for row programming operati	ons
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a point	er to the first program mem	ory location to be written
;	program memory	selected, and writes enabl	ed
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the TB	LWT instructions to write t	he latches
;	0th_program_wo	rd	
	MOV	#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_wo	rd	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	;
ĺ	TBLWTL	W2, [W0]	; Write PM low word into program latch
ł	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program_w	ord	
	MOV	#LOW_WORD_2, W2	;
	MOV	#HIGH_BYTE_2, W3	;
l l		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program_w		
	MOV	#LOW_WORD_31, W2	i
	MOV	#HIGH_BYTE_31, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0]	; Write PM high byte into program latch
L			

EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

4.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 4-4).

EXAMPLE 4-4: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p	pointer to data Program Memory	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;
MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;
MOV	#HIGH_BYTE_N, W3	;
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVN	MCON for programming one word t	to data Program Memory
MOV	#0x4003, W0	;
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle

5.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	—	—	—	CM	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	las '0'	
-n = Value at		'1' = Bit is set		0' = Bit is clear		x = Bit is unk	nown
bit 15	1 = A Trap Co	Reset Flag bit onflict Reset ha onflict Reset ha		d			
bit 14		gal Opcode or			Ū.		
		l opcode detec		jal address mo	ode or uninitial	ized W registe	er used as a
		Pointer caused l opcode or unir		eset has not or	curred		
bit 13-10	-	ited: Read as '(Jourieu		
bit 9	-	ation Word Mis		Elac bit			
bit 5		uration Word Mis					
		ration Word Mi			red		
bit 8	VREGS: Volta	age Regulator S	Standby Enab	le bit			
		r remains active					
	-	r goes to standb		эр			
bit 7		nal Reset (MCL	,				
		Clear (pin) Res Clear (pin) Res					
bit 6		ire Reset (Instru					
DIT O		instruction has	, e				
		instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of WI	DT bit ⁽²⁾			
	1 = WDT is e	nabled					
	0 = WDT is d	isabled					
bit 4		hdog Timer Tim	•	t			
		e-out has occur					
hit 0		e-out has not oc					
bit 3		e From Sleep F as been in Sleej					
		as not been in S					
bit 2		up From Idle Fla	-				
		as been in Idle r	-				
	0 = Device ha	as not been in lo	dle mode				
bit 1	1 = A Brown-	out Reset Flag out Reset has c out Reset has r	occurred. Note	e that BOR is a	lso set after a F	Power-on Rese	et.
bit 0	POR: Power-	on Reset Flag I	oit				
	1 = A Power-	up Reset has o	ccurred				
	0 = A Power-	up Reset has n	ot occurred				
	of the Reset sta	-	set or cleare	d in software. S	etting one of th	ese bits in soft	ware does n
ca	use a device Re	eset.					

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event		
TRAPR (RCON<15>)	Trap Conflict Event	POR		
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR		
EXTR (RCON<7>)	MCLR Reset	POR		
SWR (RCON<6>)	RESET Instruction	POR		
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR		
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR		
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR		
BOR (RCON<1>)	POR, BOR	—		
POR (RCON<0>)	POR	—		

TABLE 5-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

5.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator configuration bits. Refer to **Section 7.0 "Oscillator Configuration"** for further details.

TABLE 5-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration Bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

5.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 5-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time that the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

INBLE 0 01								
Reset Type	Clock Source	SYSRST Delay	SYSRST Delay System Clock Delay		Notes			
POR	EC, FRC, FRCDIV, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3			
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6			
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6			
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6			
BOR	EC, FRC, FRCDIV, LPRC	TSTARTUP + TRST	_	_	2, 3			
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	2, 3, 5, 6			
	XT, HS, SOSC	TSTARTUP + TRST	Тоѕт	TFSCM	2, 3, 4, 6			
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	2, 3, 4, 5, 6			
MCLR	Any Clock	Trst	_	_	3			
WDT	Any Clock	TRST	_	_	3			
Software	Any clock	TRST	_	_	3			
Illegal Opcode	Any Clock	TRST	_	_	3			
Uninitialized W	Any Clock	TRST	—	_	3			
Trap Conflict	Any Clock	TRST	—	_	3			

TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = TVREG (10 μs nominal) if on-chip regulator is enabled or TPWRT (64 ms nominal) if on-chip regulator is disabled.

- **3:** TRST = Internal state Reset time (20 μ s nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (20 μ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, will automatically be inserted after the POR and PWRT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

5.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in the CW2 register (see Table 5-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual" chapter.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

6.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ64GA004 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 6-1 and Table 6-2.

6.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.






TABLE 6-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	0001172h	Reserved

Interment Courses	Vector	IVT Address	AIVT Address	Interrupt Bit Locations		
Interrupt Source	Number			Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	16	000034h	000034h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<13>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC0<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
LVD Low-Voltage Detect	72	0000A4h	000124h	IFS4<8>	IEC4<8>	IPC17<2:0>

TABLE 6-2: IMPLEMENTED INTERRUPT VECTORS

6.3 Interrupt Control and Status Registers

The PIC24FJ64GA004 family of devices implement a total of 28 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC12, IPC15, IPC16 and IPC18

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL2:IPL0 bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL2:IPL0, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All interrupt registers are described in Register 6-1 through Register 6-29, in the following pages.

REGISTER 6-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—	—	—	—	_	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	0V ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	IPL2:IPL0: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU interrupt priority level is 7 (15). User interrupts disabled.
	110 = CPU interrupt priority level is 6 (14)
	101 = CPU interrupt priority level is 5 (13)
	100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11)
	010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 1 (9)
	000 = CPU interrupt priority level is 0 (8)

- **Note 1:** See Register 2-1 for the description of the remaining bit (s) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
 - **3:** The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 6-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	-	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	_	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
				(0)			

bit 8 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 2-2 for the description of remaining bit (s) that are not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL2:IPL0 bits (SR<7:5>) to form the CPU interrupt priority level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
NSTDIS	—	_	_	—		_	_					
bit 15				1		J	bit 8					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0					
_	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	_					
bit 7				· · ·			bit C					
Legend:												
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	l as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared x = Bit is unkr		wn					
bit 15	NSTDIS: Inter	rrupt Nesting D	isable bit									
		 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled 										
	•	•										
bit 14-5	-	ted: Read as '										
bit 4		MATHERR: Arithmetic Error Trap Status bit										
	 1 = Overflow trap has occurred 0 = Overflow trap has not occurred 											
bit 3		ddress Error T										
DII 3			•									
	 1 = Address error trap has occurred 0 = Address error trap has not occurred 											
bit 2	0 = Address e	error trap has n	ot occurred									
bit 2	0 = Address e STKERR: Sta		ot occurred Status bit									
bit 2	0 = Address e STKERR: Sta 1 = Stack erro	error trap has n .ck Error Trap \$	ot occurred Status bit urred									
bit 2 bit 1	0 = Address e STKERR: Sta 1 = Stack erro 0 = Stack erro	error trap has n .ck Error Trap \$ or trap has occi	ot occurred Status bit urred occurred	it								
	0 = Address e STKERR: Sta 1 = Stack erro 0 = Stack erro OSCFAIL: Os 1 = Oscillator	error trap has n ck Error Trap s or trap has occo or trap has not cillator Failure failure trap has	ot occurred Status bit urred occurred Trap Status bi s occurred									
	0 = Address e STKERR: Sta 1 = Stack erro 0 = Stack erro OSCFAIL: Os 1 = Oscillator 0 = Oscillator	error trap has n ck Error Trap s or trap has occo or trap has not scillator Failure	ot occurred Status bit urred occurred Trap Status bi s occurred s not occurred									

REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI		—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	—		—	—	INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:										
R = Readable	R = Readable bit W = Writable bit		it	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			
bit 15	ALTIVT: Enat	ole Alternate Inte	errupt Vecto	r Table bit						
	 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector table 									
		. ,								
bit 14		struction Status	bit							
	1 = DISI instruction is active 0 = DISI instruction is not active									
hit 10 0										
bit 13-3	-	ted: Read as '0								
bit 2		rnal Interrupt 2	0	t Polarity Selec	t bit					
	 1 = Interrupt on negative edge 0 = Interrupt on positive edge 									
bit 1		ernal Interrupt 1		t Polarity Selec	t bit					
bit i		•	•							
	 1 = Interrupt on negative edge 0 = Interrupt on positive edge 									
bit 0	INT0EP: Exte	rnal Interrupt 0	Edge Detec	t Polarity Selec	t bit					
	1 = Interrupt o	on negative edg	e	-						
	0 = Interrupt o	on positive edge	!							

REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER	6-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTE	ER 0						
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at		'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-14	-	nted: Read as									
bit 13		AD1IF: A/D Conversion Complete Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 12		RT1 Transmitte		n Status bit							
		t request has oc		g clattic bit							
	•	t request has no									
bit 11	U1RXIF: UA	ART1 Receiver I	nterrupt Flag S	Status bit							
	1 = Interrupt request has occurred										
		t request has no									
bit 10	SPI1IF: SPI1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred										
		•									
h it 0		t request has no		. :.							
bit 9		I1 Fault Interrupt t request has occupied to the second secon	•	DIL							
	•	t request has of									
bit 8	=	3 Interrupt Flag									
		t request has oc									
		t request has no									
bit 7	T2IF: Timer	2 Interrupt Flag	Status bit								
		t request has oc									
	=	t request has no									
bit 6		put Compare Cl		upt Flag Status	bit						
		t request has oc									
hit E	=	t request has no		-log Status bit							
bit 5	•	Capture Chanr t request has oc	•	-lag Status bit							
		t request has no									
bit 4		nted: Read as									
bit 3	-	1 Interrupt Flag									
		1 0									
		t request has oc	curred								
	•	t request has oc t request has no									
bit 2	0 = Interrupt OC1IF: Out	t request has no put Compare Cl	ot occurred	upt Flag Status	; bit						
bit 2	0 = Interrupt OC1IF: Out 1 = Interrupt	t request has no put Compare Cl t request has oc	nt occurred nannel 1 Interr ccurred	upt Flag Status	s bit						
	0 = Interrupt OC1IF: Outp 1 = Interrupt 0 = Interrupt	t request has no put Compare Cl t request has oc t request has no	ot occurred nannel 1 Interr ccurred ot occurred		bit						
bit 2 bit 1	0 = Interrupt OC1IF: Outp 1 = Interrupt 0 = Interrupt IC1IF: Input	t request has no put Compare Cl t request has oc t request has no Capture Chanr	ot occurred nannel 1 Interr ccurred ot occurred nel 1 Interrupt F		bit						
	0 = Interrupt OC1IF: Outp 1 = Interrupt 0 = Interrupt IC1IF: Input 1 = Interrupt	t request has no put Compare Cl t request has ou t request has no Capture Chanr t request has ou	ot occurred nannel 1 Interr ccurred ot occurred nel 1 Interrupt F ccurred		s bit						
bit 1	0 = Interrupt OC1IF: Out 1 = Interrupt 0 = Interrupt IC1IF: Input 1 = Interrupt 0 = Interrupt	t request has no put Compare Cl t request has no t request has no Capture Chanr t request has no t request has no	ot occurred mannel 1 Interr ocurred ot occurred nel 1 Interrupt F ocurred ot occurred	Flag Status bit	s bit						
	0 = Interrupt OC1IF: Out 1 = Interrupt 0 = Interrupt IC1IF: Input 1 = Interrupt 0 = Interrupt INTOIF: Exte	t request has no put Compare Cl t request has ou t request has no Capture Chanr t request has ou	ot occurred mannel 1 Interr ccurred ot occurred nel 1 Interrupt I ccurred ot occurred Flag Status bi	Flag Status bit	s bit						

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	—			
bit 15			•				bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF			
bit 7					Cinii		bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	U2TXIF: UAF	RT2 Transmitter	r Interrupt Fla	g Status bit						
	1 = Interrupt	request has oc request has no	curred	-						
bit 14		RT2 Receiver Ir		Status bit						
		request has oc request has no								
bit 13		rnal Interrupt 2		it						
	1 = Interrupt	request has oc	curred							
	=	request has no								
bit 12		Interrupt Flag								
		request has oco request has no								
bit 11	T4IF: Timer4 Interrupt Flag Status bit									
		request has occorrequest has no								
bit 10		ut Compare Ch		upt Flag Status	s bit					
		request has oc								
	0 = Interrupt request has not occurred									
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit									
		request has oc request has no								
bit 8-5	Unimplemen	ted: Read as '	0'							
bit 4	INT1IF: Exter	rnal Interrupt 1	Flag Status bi	it						
	1 = Interrupt	request has oc	curred							
	=	request has no								
bit 3	•	Change Notifica	•	Flag Status bit						
		request has oc								
bit 2		request has no [:] arator Interrupt		i+						
	-	request has oc	-	it.						
		request has no								
bit 1	MI2C1IF: Ma	ster I2C1 Even	t Interrupt Fla	g Status bit						
		request has oc								
		request has not		o						
	SI2C1IF: Slav	ve I2C1 Event I	nterrunt Flag	Statue hit						
bit 0		request has oc		Olalus bit						

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0				
_		PMPIF		_		OC5IF					
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC5IF	IC4IF	IC3IF		—	_	SPI2IF	SPF2IF				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable k	pit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	-	ted: Read as 'c		0							
bit 13		lel Master Port	-	g Status bit							
		equest has occ									
bit 12-10	-	0 = Interrupt request has not occurred Unimplemented: Read as '0'									
bit 9	•			rupt Flag Status	bit						
		equest has occ									
	=	equest has not									
bit 8	-	ted: Read as 'c									
bit 7		Capture Channe	•	Flag Status bit							
		equest has occ equest has not									
bit 6	-	Capture Channe		Flag Status bit							
	•	request has occ		r lag Olalus bit							
		equest has not									
bit 5	IC3IF: Input C	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit									
		equest has occ									
	-	request has not									
bit 4-2	-	ted: Read as 'c									
bit 1		Event Interrupt	-	JIC							
		equest has occ equest has not									
bit 0	-	Fault Interrupt		oit							
		request has occ	•	-							
	0 = Interrupt r										

REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 6-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	—	—	—	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	_	_	MI2C2IF	SI2C2IF	—
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 13-3	Unimplemented: Read as '0'
bit 2	MI2C2IF: Master I2C2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
		—	—		—	—	LVDIF				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
—	—	—	—	CRCIF	U2ERIF	U1ERIF	—				
pit 7							bit 0				
egend:			- : 4								
R = Readab		W = Writable I	JIC	•	U = Unimplemented bit, read as '0'						
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-9	Unimplemen	ted: Read as 'r	۱'								
bit 8	•	Unimplemented: Read as '0'									
nt o		LVDIF: Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has not									
oit 7-4	•	ted: Read as 'd									
oit 3	CRCIF: CRC	Generator Inte	rrupt Flag St	atus bit							
	1 = Interrupt request has occurred										
	0 = Interrupt r	equest has not	occurred								
pit 2	U2ERIF: UAF	T2 Error Interr	upt Flag Stat	tus bit							
		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
pit 1		RT1 Error Interr		tus bit							
		1 = Interrupt request has occurred									
		equest has not									
oit O	Unimplemen	ted: Read as 'o)′								

REGISTER 6-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE		T1IE	OC1IE	IC1IE					
pit 7	00112	10212			00112	10112	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	Unimplemer	nted: Read as	0'								
bit 13	AD1IE: A/D (Conversion Co	mplete Interrup	ot Enable bit							
		request enable									
		request not en									
bit 12	1 = Interrupt	RT1 Transmitte request enable request not en	d	ble bit							
bit 11		RT1 Receiver I		e bit							
		request enable request not en									
oit 10		Transfer Com		Enable bit							
	1 = Interrupt	request enable request not en	d								
bit 9	SPF1IE: SPI	SPF1IE: SPI1 Fault Interrupt Enable bit									
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 8	=	Interrupt Enab									
	1 = Interrupt	request enable request not en	d								
bit 7		Interrupt Enab									
		request enable request not en									
bit 6		ut Compare Cl		upt Enable bit							
	1 = Interrupt	request enable	d								
bit 5		request not en Capture Chanr		Enable bit							
DIL J	•	request enable	•								
	0 = Interrupt	request not en	abled								
bit 4	Unimplemer	nted: Read as	0'								
bit 3	1 = Interrupt	Interrupt Enab request enable request not en	d								
bit 2		ut Compare Cl		upt Enable bit							
	1 = Interrupt	request enable request not en	d								
bit 1	1 = Interrupt	Capture Chanr request enable	d	Enable bit							
bit 0	INTOIE: Exte 1 = Interrupt	request not en rnal Interrupt 0 request enable	Enable bit ⁽¹⁾ d								
	0 = Interrupt	request not en	abled								
lote 1: If	INTxIE = 1. this	external interru	upt input must	be configured t	to an available	RPx pin. See S	ection 9 4				

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPx pin. See **Section 9.4** "**Peripheral Pin Select**" for more information.

		_								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	—			
bit 15							bit			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE			
bit 7				0	0		bit			
Legend:										
R = Readable		W = Writable			mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	U2TXIE: UA	RT2 Transmitte	r Interrupt Ena	able bit						
		request enable								
		request not ena								
bit 14	U2RXIE: UA	RT2 Receiver I	nterrupt Enabl	e bit						
		1 = Interrupt request enabled								
		request not ena								
bit 13		ernal Interrupt 2								
	•	request enable								
hit 10	-	request not ena								
bit 12	T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request enabled									
	 Interrupt request enabled Interrupt request not enabled 									
bit 11	-									
	T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request enabled									
		request not ena								
bit 10	OC4IE: Outp	out Compare Ch	annel 4 Interr	upt Enable bit						
	1 = Interrupt request enabled									
	•	request not ena								
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
	-	-								
bit 8-5	-	nted: Read as '								
bit 4		ernal Interrupt 1								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 3	-	Change Notifica		Enable bit						
		request enable	-							
	•	request not ena								
bit 2	CMIE: Comp	parator Interrupt	Enable bit							
	1 = Interrupt	1 = Interrupt request enabled								
	-	request not ena								
bit 1		aster I2C1 Ever	•	able bit						
		request enable								
	-	request not ena		la hit						
bit 0		ave I2C1 Event	-	DIE DIT						
		request enable request not ena								

DUDT ENABLE CONTROL DECISTED 1 CIGTED 6 11

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPx pin. See Section 9.4 "Peripheral Pin Select" for more information.

REGISTER 6-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2								
U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIE	_	—	—		—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0			
			—	—	MI2C2IE	SI2C2IE	_			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	RTCIE: Real-	RTCIE: Real-Time Clock/Calendar Interrupt Enable bit								
		request enable								
	-	request not ena								
bit 13-3	Unimplemen	ted: Read as '	0'							
bit 2	MI2C2IE: Ma	ster I2C2 Even	t Interrupt En	able bit						
1 = Interrupt request enabled		d								
	0 = Interrupt	request not ena	abled							
bit 1	SI2C2IE: Sla	ve I2C2 Event	Interrupt Ena	ble bit						
		request enable								
	-	request not ena								
bit 0	Unimplemen	ted: Read as '	0'							

REGISTER 6-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER 6-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
_	—	—			—	—	LVDIE			
oit 15		•			•		bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
—	—	—		CRCIE	U2ERIE	U1ERIE	_			
bit 7		•			•		bit C			
Legend:										
R = Readab	ole bit	W = Writable k	oit	U = Unimpler	mented bit, read	1 as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 8 bit 7-4	1 = Interrupt r 0 = Interrupt r	Unimplemented: Read as '0' LVDIE: Low-Voltage Detect Interrupt Enable Status bit 1 = Interrupt request enabled 0 = Interrupt request not enabled Unimplemented: Read as '0'								
bit 3	1 = Interrupt r	CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled								
bit 2	1 = Interrupt r	U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled								
oit 1	1 = Interrupt r	U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled								
oit O	Unimplemen	ted: Read as 'o)'							

REGISTER		0: INTERRUPT										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0					
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0					
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = B							nown					
bit 15	-	ented: Read as										
bit 14-12		P0: Timer1 Interru	-									
	111 = Inte	rrupt is priority 7 ((highest priori	ty interrupt)								
	•											
	•	•										
	001 = Interrupt is priority 1											
		rrupt source is dis										
bit 11	Unimplemented: Read as '0'											
bit 10-8		OC1IP2:OC1IP0: Output Compare Channel 1 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 7		rrupt source is dis iented: Read as '										
	-			Interrupt Drieri	tu bita							
bit 6-4	IC1IP2:IC1IP0: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		-										
bit 2-0	Unimplemented: Read as '0' INT0IP2:INT0IP0: External Interrupt 0 Priority bits											
511 2 0	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 - Into	rrupt is priority 1										
		rrupt is priority i rrupt source is dis	sabled									

REGISTER 6-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

REGISTER 6-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0							
	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0							
bit 15							bit 8							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0							
—	IC2IP2	IC2IP1	IC2IP0	<u> </u>		—	—							
bit 7							bit C							
Legend:														
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'								
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown							
bit 15	Unimpleme	nted: Read as '	0'											
bit 14-12	T2IP2:T2IP0: Timer2 Interrupt Priority bits													
	111 = Interru	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>												
	•													
	•													
	001 = Interrupt is priority 1													
		upt source is dis	abled											
bit 11	Unimpleme	nted: Read as '	0'											
bit 10-8	OC2IP2:OC2IP0: Output Compare Channel 2 Interrupt Priority bits													
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>													
	•													
	•													
	001 = Interrupt is priority 1													
		upt source is dis												
	Unimpleme	nted: Read as '												
bit 7	IC2IP2:IC2IP0: Input Capture Channel 2 Interrupt Priority bits													
				-	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
				-										
				-										
				-										
	111 = Intern • • 001 = Intern	upt is priority 7(upt is priority 1	highest priorit	-										
bit 7 bit 6-4	111 = Intern • • 001 = Intern 000 = Intern	upt is priority 7 (highest priorit abled	-										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0				
bit 15			•				bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
 bit 7	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0 bit				
							Dit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	-	ted: Read as '									
bit 14-12	U1RXIP2:U1RXIP0: UART1 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
		-									
bit 11	-	ted: Read as '									
bit 10-8	SPI1IP2:SPI1IP0: SPI1 Event Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt) •</pre>										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interru	pt source is dis	abled								
bit 7	Unimplemen	ted: Read as '	0'								
bit 6-4	SPF1IP2:SPF1IP0: SPI1 Fault Interrupt Priority bits										
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	• 001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 3	Unimplemen	ted: Read as '	0'								
bit 2-0	T3IP2:T3IP0:	: Timer3 Interru	pt Priority bits	3							
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	• 001 = Interru	pt is priority 1									

REGISTER 6-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

REGISTER 6-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—			—	—	_	_			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	B/W-1	R/W-0	R/W-0			
_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is set	İ	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 6-4		AD1IP2:AD1IP0: A/D Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •								
		• 001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 3	Unimplemen	ted: Read as '	0'							
bit 2-0					bits					

REGISTER	6-19: IPC4:			CONTROL R	EGISTEN 4						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	MI2C1P2	MI2C1P1	MI2C1P0	_	SI2C1P2	SI2C1P1	SI2C1P0				
bit 7			•				bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	CNIP2:CNIP	D: Input Change	e Notification	Interrupt Priori	ty bits						
		pt is priority 7 (-	-						
	•										
	•										
	• 001 = Interru	ot is priority 1									
	000 = Interrupt source is disabled										
bit 11	Unimplemen	ted: Read as '	0'								
bit 10-8		0: Comparator		rity bits							
		, pt is priority 7 (-							
	•										
	•										
	001 = Interru	pt is priority 1									
		pt source is dis	abled								
bit 7	Unimplemen	ted: Read as '	0'								
bit 6-4	MI2C1P2:MI2	2C1P0: Master	I2C1 Event Ir	nterrupt Priority	/ bits						
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	001 = Interru	pt is priority 1									
		pt source is dis	abled								
bit 3	Unimplemen	ted: Read as '	0'								
bit 2-0	SI2C1P2:SI2	C1P0: Slave I2	C1 Event Inte	errupt Priority b	oits						
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	•										
	• 001 = Interru	pt is prioritv 1									

REGISTER 6-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

REGISTER 6-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	_
bit 15							bit 8
11.0	11.0	11.0	11.0	11.0			

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- INT1IP2:INT1IP0: External Interrupt 1 Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •

bit 2-0

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0							
_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0							
bit 15							bit							
		_												
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0							
	OC3IP2	OC3IP1	OC3IP0	—										
bit 7							bit							
Legend:														
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'								
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown							
bit 15	Unimplemented: Read as '0'													
bit 14-12	T4IP2:T4IP0: Timer4 Interrupt Priority bits													
	111 = Interru	pt is priority 7 (highest priorit	y interrupt)										
	•													
	•													
	001 = Interrupt is priority 1													
		pt source is dis	abled											
bit 11		ited: Read as '												
bit 10-8	OC4IP2:OC4IP0: Output Compare Channel 4 Interrupt Priority bits													
	111 = Interrupt is priority 7 (highest priority interrupt)													
	•													
	•													
	• 001 = Interrupt is priority 1													
		pt is priority 1 pt source is dis	ahled											
L:1 7		nted: Read as '												
	-			nel 3 Interrunt I	Priority hits									
	OC3IP2:OC3IP0: Output Compare Channel 3 Interrupt Priority bits													
		•	highest priorit	v interrunt)	 111 = Interrupt is priority 7 (highest priority interrupt) 									
		•	highest priorit	y interrupt)										
		•	highest prioril	y interrupt)										
	111 = Interru • •	pt is priority 7 (highest priorit	y interrupt)										
bit 7 bit 6-4	111 = Interru • • 001 = Interru	pt is priority 7 (pt is priority 1		y interrupt)										
	111 = Interru • • 001 = Interru 000 = Interru	pt is priority 7 (abled	y interrupt)										

REGISTER 6-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

REGISTER 6-22:	IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0					
bit 15							bit					
			R/W-0	11.0		R/W-0	R/W-0					
U-0	R/W-1	R/W-0		U-0	R/W-1		T					
	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0					
bit 7							bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	nown					
bit 15	Unimplemented: Read as '0'											
bit 14-12	U2TXIP2:U2TXIP0: UART2 Transmitter Interrupt Priority bits											
	 111 = Interrupt is priority 7 (highest priority interrupt) 											
	•											
	•											
		001 = Interrupt is priority 1										
	000 = Interrupt source is disabled											
bit 11	Unimplemen	ted: Read as '	0'									
bit 10-8	U2RXIP2:U2RXIP0: UART2 Receiver Interrupt Priority bits											
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	• 001 = Interrupt is priority 1											
		pt source is dis	abled									
bit 7	Unimplemen	ted: Read as '	0'									
bit 6-4	INT2IP2:INT2	2IP0: External	Interrupt 2 Prio	ority bits								
	INT2IP2:INT2IP0: External Interrupt 2 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		ted: Read as '										
bit 2-0	-	Timer5 Interru										
		pt is priority 7 (
	•	prio priority / (ingrioot priorit	y monapty								
	•											
	• 001 = Interru											

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	_	—	—	_			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0			
bit 7		·				•	bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown			
bit 15-7	Unimplemen	ted: Read as '	0'							
bit 6-4	SPI2IP2:SPI2IP0: SPI2 Event Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	001 = Interrupt is priority 1									
	000 = Interru	pt source is dis	abled							
bit 3	Unimplemen	ted: Read as '	0'							
bit 2-0	SPF2IP2:SPI	F2IP0: SPI2 Fa	ult Interrupt P	riority bits						
	111 = Interru	pt is priority 7 (highest priority	y interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
		pt source is dis	abled							

REGISTER 6-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

REGISTER 6-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0					
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_	IC3IP2	IC3IP1	IC3IP0	_	_	_	_					
bit 7							bit					
Legend:												
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
oit 15	Unimplemer	nted: Read as ')'									
bit 14-12	IC5IP2:IC5IP0: Input Capture Channel 5 Interrupt Priority bits											
		<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•		c									
	•	•										
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 11		-										
bit 10-8	Unimplemented: Read as '0' IC4IP2:IC4IP0: Input Capture Channel 4 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interrupt is priority 1											
					000 = Interrupt source is disabled							
	000 = Interru	pt source is dis										
	000 = Interru Unimplemer	pt source is dis nted: Read as '	כי									
bit 7 bit 6-4	000 = Interru Unimplemer IC3IP2:IC3IP	pt source is dis nted: Read as ' 0: Input Captur	o' e Channel 3 I	-	y bits							
	000 = Interru Unimplemer IC3IP2:IC3IP	pt source is dis nted: Read as '	o' e Channel 3 I	-	y bits							
	000 = Interru Unimplemer IC3IP2:IC3IP	pt source is dis nted: Read as ' 0: Input Captur	o' e Channel 3 I	-	y bits							
	000 = Interru Unimplemer IC3IP2:IC3IP	pt source is dis nted: Read as ' 0: Input Captur	o' e Channel 3 I	-	y bits							
	000 = Interru Unimplemer IC3IP2:IC3IP 111 = Interru • •	pt source is dis nted: Read as '('0: Input Captur pt is priority 7 (I	o' e Channel 3 I	-	y bits							
	000 = Interru Unimplemer IC3IP2:IC3IP 111 = Interru • • 001 = Interru	pt source is dis nted: Read as ' 0: Input Captur	^{)'} e Channel 3 I nighest priorit	-	y bits							

© 2007 Microchip Technology Inc.

REGISTER 6-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit	—	_	—	—	—	—	—	—
	bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	OC5IP2	OC5IP1	OC5IP0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	OC5IP2:OC5IP0: Output Compare Channel 5 Interrupt Priority bits
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled

REGISTER 6-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	_	—	—	—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	PMPIP2	PMPIP1	PMPIP0	—		—				
bit 7		•			•		bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-7	Unimplemen	ted: Read as 'o	o'							
bit 6-4	PMPIP2:PMF	PIP0: Parallel M	laster Port Int	errupt Priority I	bits					
	111 = Interru	ot is priority 7 (I	highest priorit	y interrupt)						
	•		0 1	,						
	•									
	•									
	001 = Interru									
	000 = Interrupt source is disabled									

REGISTER 6-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

bit 15							bit 8
	—	—	_	—	MI2C2P2	MI2C2P1	MI2C2P0
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	SI2C2P2	SI2C2P1	SI2C2P0	_	—	—	—
bit 7							bit 0

Legend:						
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15-11	Unimple	mented: Read as '0'				
bit 10-8	MI2C2P2	:MI2C2P0: Master I2C2 Eve	ent Interrupt Priority bits			
	111 = Int	errupt is priority 7 (highest p	riority interrupt)			
	•					
	•					
	•					
		errupt is priority 1 errupt source is disabled				
bit 7		mented: Read as '0'				
bit 6-4	•	:SI2C2P0: Slave I2C2 Even	t Interrupt Priority bits			
		errupt is priority 7 (highest p	• •			
	•	chapt is priority 7 (ingliest p	monty menupt)			
	•					
	•					
		errupt is priority 1				
	000 = Int	errupt source is disabled				
bit 3-0	Unimple	mented: Read as '0'				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	_	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—			_	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	0'				
bit 10-8	RTCIP2:RTC	IP0: Real-Time	Clock/Calend	dar Interrupt Pi	riority bits		
	111 = Interru	pt is priority 7 (I	highest priority	y interrupt)			
	•						
	•						
	•						
	001 = Interru		ablad				
	000 = Internu	pt source is dis	abieu				

REGISTER 6-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

bit 7-0 Unimplemented: Read as '0'

Г

REGISTER 6-29: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_	U1ERIP2	U1ERIP1	U1ERIP0	—								
bit 7							bit (
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	Unimplemen	ted: Read as '	כ'									
bit 14-12		CIP0: CRC Gen			/ bits							
	111 = Interru	pt is priority 7 (l	highest priorit	y interrupt)								
	•											
	•											
	001 = Interrupt is priority 1											
		pt source is dis	abled									
bit 11	Unimplemen	ted: Read as '	o'									
bit 10-8	U2ERIP2:U2	ERIPO: UART2	Error Interru	ot Priority bits								
	111 = Interru	pt is priority 7 (l	highest priorit	y interrupt)								
	•											
	•											
	• 001 = Interru	nt is priority 1										
		pt source is dis	abled									
bit 7	Unimplemen	ted: Read as '	o'									
bit 6-4	-			ot Prioritv bits								
	U1ERIP2:U1ERIP0: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	•											
	001 - Interry	nt is priority 1										
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled									

© 2007 Microchip Technology Inc.

REGISTER 6-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	LVDIP2	LVDIP1	LVDIP0

bit 7			bit 0
Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 12-0 LVDIP2:LVDIP0: Low-Voltage Detect Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

6.4 Interrupt Setup Procedures

6.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:								
	initialized,	such	that	all	user	interrupt		
	sources are assigned to priority level 4.							

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

6.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

7.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual" chapter.

The oscillator system for PIC24FJ64GA004 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 7-1.




FIGURE 7-1: PIC24FJ64GA004 FAMILY CLOCK DIAGRAM

7.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FCY. In this document, the instruction cycle clock is also denoted by FOSC/2. The internal instruction cycle clock, FOSC/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

7.2 Oscillator Configuration

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 23.1 "Configuration Bits" for further details). The Primary Oscillator Configuration bits, POSCMD1:POSCMD0 (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC2:FNOSC0 (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator with postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 7-1.

7.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM1:FCKSM0 are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD1: POSCMD0	FNOSC2: FNOSC0	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	00	111	1, 2
(Reserved)	Internal	00	110	1
Low-Power RC Oscillator (LPRC)	Internal	00	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	00	001	1
Fast RC Oscillator (FRC)	Internal	00	000	1

TABLE 7-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

7.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 7-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The Clock Divider register (Register 7-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 7-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	—	SOSCEN	OSWEN
bit 7 bit 0							

Legend:	CO = Clear-Only bit	SO = Set-Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC2:COSC0: Current Oscillator Selection bits
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC2:NOSC0: New Oscillator Selection bits ⁽¹⁾
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1): 1 = Clock and PLL selections are locked
	 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
hit 1	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.
2:	The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In

- addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 3 CF: Clock Fail Detect bit
 - 1 = FSCM has detected a clock failure
 - 0 = No clock failure has been detected
- bit 2 Unimplemented: Read as '0'
- bit 1 SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Initiate an oscillator switch to clock source specified by NOSC2:NOSC0 bits
 - 0 = Oscillator switch is complete
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

REGISTER	7-2: CLKDI	IV: CLUCK D		GISTER			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
 bit 7	—	—	—	_		—	bit 0
							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14-12	•	s have no effec E0: CPU Perip		atio Select bits			
bit 11	1 = DOZE2:0	ZE Enable bit ⁽¹ DOZE0 bits spe ipheral clock ra	ecify the CPU	peripheral cloc	k ratio		
bit 10-8	111 = 31.25 k 110 = 125 kH 101 = 250 kH	(divide by 4) (divide by 2)	256) }) 2)	bits			
bit 7-0	Unimplemen	ted: Read as '	0'				

REGISTER 7-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

REGISTER 7-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0

7.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The primary oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

7.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in Flash Configuration Word 2 must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

7.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the

8.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

The PIC24FJ64GA004 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

8.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 7.0** "Oscillator Configuration".

8.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 8-1. Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

8.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 8-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP	, mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE	mode

8.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 8.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

8.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

8.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE2:DOZE0 bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

8.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

9.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

9.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 9-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is, nevertheless, regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 9-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



© 2007 Microchip Technology Inc.

9.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

9.2 Configuring Analog Port Pins

The use of the AD1PCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

9.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

9.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ64GA004 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 22 external signals (CN0 through CN21) that may be selected (enabled) for generating an interrupt request on a change of state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

When the internal pull-up is selected, the pin uses VDDCORE as the pull-up source voltage. Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction
1		

9.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices similar to the PIC24FJ64GA family. In an application that needs to use more than one peripheral multiplexed on single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The peripheral pin select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

9.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins; the number of available pins is dependent on the particular device and its pincount. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number. See Table 1-2 for pinout options in each package offering.

9.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

The peripheral pin select module is not applied to I^2C^{TM} , change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

9.4.2.1 Peripheral Pin Select Function Priority

When a pin selectable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Pin select peripherals never take priority over any analog functions associated with the pin.

9.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of Special Function Registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

9.4.3.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 9-1 through Register 9-14). Each register contains two sets of 5-bit fields, with each set associated with one of the pin selectable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

TADLE 5-1. SELECTADI			.,	
Input Name		Function Name	Register	Configuration Bits
External Interrupt 1		INIT1	BPINB0	

SELECTABLE INDUT SOURCES (MADS INDUT TO EUNCTION)⁽¹⁾ TADIE0.1.

Input Name	Function Name	Register	Bits
External Interrupt 1	INT1	RPINR0	INTR1<4:0>
External Interrupt 2	INT2	RPINR1	INTR2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Input Capture 4	IC4	RPINR8	IC4R<4:0>
Input Capture 5	IC5	RPINR9	IC5R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

9.4.3.2 **Output Mapping**

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains two 5-bit fields; each field being associated with one RPn pin (see Register 9-15). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 9-2).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '00000'. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.

TABLE 9-2: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

Function	Output Function Number ⁽¹⁾	Output Name	
NULL ⁽²⁾	0	NULL	
C1OUT	1	Comparator 1 Output	
C2OUT	2	Comparator 2 Output	

9.4.3.3 Mapping Limitations

The control schema of the peripheral pin select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

9.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

9.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed; attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

9.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

9.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

9.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the peripheral pin selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all peripheral pin select inputs are tied to RP31 and all peripheral pin select outputs are disconnected.

Note:	In tying peripheral pin select inputs to
	RP31, RP31 does not have to exist on a
	device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset.

For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine, in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembly.

Choosing the configuration requires the review of all peripheral pin selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that peripheral pin select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.

Example 9-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 9-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

//*********	*******	******	***
// Unlock Regis	ters		
//*********		******	* * * *
asm volatile (
ubm vorucric ("MOV	#0x46, w2	\n"
	"MOV	#0x40, w2 #0x57, w3	\n"
		w2, <w1></w1>	\n"
		w3, <w1></w1>	\n"
	"BCTK O	SCCON,#6");	
, ,			
//*********			
// Configure In	-	ctions	
// (See Table 9			
//*********			
//*******			
// Assign U			
//*******	* * * * * * * *	*****	
RPINR18bits	.U1RXR =	• 0;	
//********	* * * * * * * *	*****	
// Assign U	1CTS To	Pin RP1	
//********	* * * * * * * *	****	
RPINR18bits	.U1CTSR	= 1;	
//*********	******	*****	
// Configure Ou	tput Fur	nctions	
// (See Table 9	-		
//*********		* * * * * *	
//********	* * * * * * * *	****	
// Assign U	1ΤΧ ΤΟ Ε	in RP2	
//********			
RPOR1bits.R			
	,		
//********	* * * * * * * *	****	
// Assign U	1RTS TO	Pin RP3	
//********			
RPOR1bits.R			
//**********	*******	* * * * * * * * * * * * * * *	***
// Lock Registe			
//************************************		*****	* * * *
asm volatile (#OSCCON, w1	
asul VOIALIIE ("MOV		\n"
		#0x46, w2	
	"MOV	#0x57, w3	\n"
		w2, <w1></w1>	\n"
	"MOV.b	,	\n"
	"BSET	OSCCON, #6");

9.5 Peripheral Pin Select Registers

The PIC24FJ64GA004 family of devices implements a total of 27 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (14)
- Output Remappable Peripheral Registers (13)

be changed if OSCCON<IOLOCK> = 0. See Section 9.4.4.1 "Control Register Lock" for a specific command sequence.

Input and output register values can only

REGISTER 9-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INTR1R4	INTR1R3	INTR1R2	INTR1R1	INTR1R0
bit 15							bit 8

Note:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INTR1R4:INTR1R0: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 9-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INTR2R4	INTR2R3	INTR2R2	INTR2R1	INTR2R0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INTR2R4:INTR2R0: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

REGISTER 9-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	T3CKR4:T3CKR0: Assign Timer3 External Clock (T3CK) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	T2CKR4:T2CKR0: Assign Timer2 External Clock (T2CK) to the Corresponding RPn Pin bits

REGISTER 9-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **T5CKR4:T5CKR0:** Assign Timer5 External Clock (T5CK) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 T4CKR4:T4CKR0: Assign Timer4 External Clock (T4CK) to the Corresponding RPn Pin bits

REGISTER 9-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	IC2R4:IC2R0: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	IC1R4:IC1R0: Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits

REGISTER 9-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 IC4R4:IC4R0: Assign Input Capture 4 (IC4) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 IC3R4:IC3R0: Assign Input Capture 3 (IC3) to the Corresponding RPn Pin bits

REGISTER 9-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—		—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

Lonondi							
<u> </u>							
bit 7							bit 0
—	—	—	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 IC5R4:IC5R0: Assign Input Capture 5 (IC5) to the Corresponding RPn Pin bits

REGISTER 9-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_			OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 OCFBR4:OCFBR0: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 OCFAR4:OCFAR0: Assign Output Compare Fault B (OCFB) to the Corresponding RPn Pin bits

REGISTER 9-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—			U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	U1CTSR4:U1CTSR0: Assign UART1 Clear to Send (U1CTS) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR4:U1RXR0: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits

REGISTER 9-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U2CTSR4:U2CTSR0: Assign UART2 Clear to Send (U2CTS) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U2RXR4:U2RXR0: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

© 2007 Microchip Technology Inc.

REGISTER 9-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—		SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

0-0	U-0	0-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R4:SCK2R0: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R4:SDI2R0: Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits

REGISTER 9-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R4:SS2R0: Assign SPI2 Slave Select Input (SS2IN) to the Corresponding RPn Pin bits

REGISTER 9-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

— — RP1R4 RP1R3 RP1R2 RP1R1 RP1R0 bit 15 bit	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit	—	—	—	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
	bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP1R4:RP1R0:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R4:RP0R0:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R4:RP3R0:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R4:RP2R0:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 9-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

- bit 12-8 **RP5R4:RP5R0:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 9-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP4R4:RP4R0:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:				
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R4:RP7R0:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R4:RP6R0:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

Legend:					
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R4:RP9R0:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R4:RP8R0:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R4:RP11R0:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R4:RP10R0:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 9-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7						•	bit 0
Legend:							
D – Doodoblo b	i+	M = Mritabla	hit	II – Unimplor	monted hit read	ac '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 12-8 **RP13R4:RP13R0:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 9-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP12R4:RP12R0:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit		U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R4:RP15R0:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R4:RP14R0:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 9-2 for peripheral function numbers)

© 2007 Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:				
R = Readable bit	bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R4:RP17R0:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R4:RP16R0:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R4:RP19R0:** Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R4:RP18R0:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

bit 15							bit 8
_			RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP21R4:RP21R0:** Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R4:RP20R0:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R4:RP23R0:** Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R4:RP22R0:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 9-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
00							
—	—	—	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

REGISTER 9-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R4:RP25R0:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R4:RP24R0:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 9-2 for peripheral function numbers)

10.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 10-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP2:T1IP0, to set the interrupt priority.




FIGURE 10-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL	_			_	—		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
_	TGATE	TCKPS1	TCKPS0		TSYNC	TCS	—		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own		
bit 15	TON: Timer1	On bit							
	1 = Starts 16								
	0 = Stops 16								
bit 14	-	ted: Read as '							
bit 13	TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode								
		ue module ope module operat			le mode				
bit 12-7	Unimplemented: Read as '0'								
bit 6	•	er1 Gated Time		n Enable bit					
	When TCS =	1:							
	This bit is igno								
	<u>When TCS =</u>		n anablad						
		ne accumulatio ne accumulatio							
bit 5-4				escale Select b	oits				
	11 = 1:256								
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3		ted: Read as '	o'						
bit 2	-			chronization Se	elect bit				
511 -	When TCS =		oon input oyn						
	1 = Synchro	nize external c							
	0 = Do not synchronize external clock input								
	<u>When TCS =</u> This bit is igno								
bit 1	-	Clock Source S	Select bit						
		clock from T10		e rising edge)					
		clock (Fosc/2)							
bit 0	Unimplemen	tod. Boad as '	o'						

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

11.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains input functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in three modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period register match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only with Timer5. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 11-1; T3CON and T5CON are shown in Register 11-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:


- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP2:T3IP0 or T5IP2:T5IP0, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).


The timer value at any point is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 9.4 "Peripheral **Pin Select**" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP2:TxIP0, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).

FIGURE 11-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM









FIGURE 11-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM



REGISTER 1	1-1: TxCOI	N: TIMER2 AN	ND TIMER4	CONTROL R	EGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	_	TSIDL	_	_	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
bit 7	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	—	TCS ⁽²⁾	— bit 0
DIL 7							DILU
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	TON: Timerx When TxCOM 1 = Starts 32 0 = Stops 32 When TxCOM 1 = Starts 16 0 = Stops 16	<u>V<3> = 1:</u> -bit Timerx/y -bit Timerx/y <u>V<3> = 0:</u> -bit Timerx -bit Timerx					
bit 14	Unimplemented: Read as '0'						
bit 13	-	in Idle Mode bit					
		ue module operati		evice enters Idl	e mode		
bit 12-7		ited: Read as '					
bit 6	-	erx Gated Time		n Enable bit			
		ored.					
bit 5-4	TCKPS1:TC	KPS0: Timerx I	nput Clock Pr	escale Select b	its		
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3	T32: 32-Bit T	imer Mode Sele	ect bit ⁽¹⁾				
	0 = Timerx a	nd Timery form nd Timery act a e, T3CON cont	s two 16-bit t		ner operation.		
bit 2	Unimplemer	ted: Read as ')'				
bit 1		Clock Source S					
		l clock from pin, clock (Fosc/2)	TxCK (on the	e rising edge)			
bit 0	Unimplemer	ted: Read as ')'				
	82-bit mode, the CS = 1	e T3CON or T5	CON control I	oits do not affec	t 32-bit timer op	peration.	

REGISTER 11-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON ⁽¹⁾		TSIDL ⁽¹⁾			—		—	
oit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	
_	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	_	_	TCS ^(1,2)	_	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own	
bit 15	TON: Timery	On bit ⁽¹⁾						
	1 = Starts 16							
	0 = Stops 16-bit Timery							
bit 14	Unimplemented: Read as '0'							
bit 13	TSIDL: Stop in Idle Mode bit ⁽¹⁾ 1 = Discontinue module operation when device enters Idle mode							
		ue module ope module operat			e mode			
bit 12-7		ited: Read as '		ie				
bit 6	=	ery Gated Time		Enable bit(1)				
	When TCS =	•	/ localitation					
	This bit is ign							
	When TCS =	<u>0:</u>						
		ne accumulatio						
		ne accumulatio						
bit 5-4		KPS0: Timery I	nput Clock Pre	escale Select b	its(")			
	11 = 1:256 10 = 1:64							
	01 = 1:8							
	00 = 1:1							
bit 3-2	Unimplemen	ted: Read as '	0'					
bit 1	TCS: Timery	Clock Source S	Select bit ^(1,2)					
		clock from pin clock (Fosc/2)	TyCK (on the i	rising edge)				
bit 0		ited: Read as '	0'					


2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

NOTES:

12.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains input functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".





12.1 Input Capture Registers

REGISTER 12-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture x Module Stop in Idle Control bit
	 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture x Timer Select bit
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI1:ICI0: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event
	01 = Interrupt on every capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag (Read-Only) bit
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture x Buffer Empty Status (Read-Only) bit
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM2:ICM0: Input Capture x Mode Select bits ⁽¹⁾
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module disabled)101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	001 = Capture mode, every edge (rising and falling) – ICI<1:0> bits do not control interrupt generation for this mode
	000 = Input capture module turned off
Note 1:	RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 9.4

Note 1: RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section "Peripheral Pin Select".

13.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains input functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".

13.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the Output Compare x register, OCxR, and the Output Compare x Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare x Secondary register.
- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare x Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6.0 "Interrupt Controller".

10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

13.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the Output Compare x register, OCxR, and the Output Compare x Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS.
- Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated indefinitely. The OCxIF flag is set on each OCxRS/TMRy compare match event.

^{© 2007} Microchip Technology Inc.

13.3 Pulse-Width Modulation Mode

Note:	This peripheral contains input and output functions that may need to be configured				
	by the peripheral pin select. See				
	Section 9.4 "Peripheral Pin Select" for more information.				

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OCxR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two PWM operation modes by writing to the Output Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = 1.
 - Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a Read-Only Duty Cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare x Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

13.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 13-1.

EQUATION 13-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

13.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare x register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 13-1 for PWM mode timing details. Table 13-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

EQUATION 13-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{\text{FCY}}{\text{FPWM} \cdot (\text{Timer Prescale Value})} \right)}{\log_{10}(2)} \text{ bits}$
Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

EXAMPLE 13-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

TCY = TCY/2 = 62.5 ns PWM Period = 1/PWM Frequency = $1/52.08 \text{ kHz} = 19.2 \text{ } \mu\text{s}$ PWM Period = (PR2 + 1) • TCY • (Timer 2 Prescale Value) 19.2 μs = (PR2 + 1) • 62.5 ns • 1 PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits

= $(\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits

= 8.3 bits

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5


Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

TABLE 13-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.





13.4 Output Compare Register

REGISTER 13-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	OCFLT	OCTSEL	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit C

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x in Idle Mode Control bit
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in HW only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare x Timer Select bit
	1 = Timer3 is the clock source for Output Compare x
	0 = Timer2 is the clock source for Output Compare x
	Refer to the device data sheet for specific time bases available to the output compare module.
bit 2-0	OCM2:OCM0: Output Compare x Mode Select bits ⁽¹⁾
	111 = PWM mode on OCx, Fault pin, OCFx, enabled ⁽²⁾
	110 = PWM mode on OCx, Fault pin, OCFx, disabled ⁽²⁾
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled
Note 1:	RPORx (OCx) must be configured to an available RPn pin. For more information, see Section 9.4 "Peripheral Pin Select".

2: OCFA pin controls OC1-OC4 channels. OCFB pin controls the OC5 channel.

=

14.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains input functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, \overline{SSx} is not used. In the 2-pin mode, both SDOx and \overline{SSx} are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 14-1 and Figure 14-2.

Depending on the pin count, devices of the PIC24FJ64GA004 family offer one or two SPI modules on a single device.

Note:	In this section, the SPI modules are
	referred to together as SPIx or separately
	as SPI1 and SPI2. Special Function Reg-
	isters will follow a similar notation. For
	example, SPIxCON refers to the control
	register for the SPI1 or SPI2 module.

To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).


To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - Clear the SPIxIF bit in the respective IFSx register.
 - Set the SPIxIE bit in the respective IECx register.
 - Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 14-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)






FIGURE 14-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)

R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0		
SPIEN ⁽¹⁾	—	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0		
bit 15							bit 8		
		D AM A		D 444 0	DMA				
R-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0		
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF		
bit 7							bit		
Legend:		C = Clearable	e bit						
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
		(1)							
bit 15	SPIEN: SPIX								
	1 = Enables r 0 = Disables		nfigures SCKx	, SDOx, SDIx	and SSx as ser	ial port pins			
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	SPISIDL: Sto	p in Idle Mode	bit						
		ue module ope module operat			lle mode				
bit 12-11		ted: Read as '							
bit 10-8	SPIBEC2:SPIBEC0: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode)								
	Master mode: Number of SPI transfers pending.								
	<u>Slave mode:</u> Number of SPI transfers unread.								
bit 7	SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)								
	 1 = SPIx Shift register is empty and ready to send or receive 0 = SPIx Shift register is not empty 								
bit 6	SPIROV: Receive Overflow Flag bit								
	data in th	te/word is comp le SPIxBUF reg low has occurre	ister.	d and discarded	d. The user softw	ware has not rea	ad the previou		
bit 5	SRXMPT: Re	ceive FIFO Err	pty bit (valid i	n Enhanced B	uffer mode)				
	1 = Receive FIFO is empty								
	0 = Receive FIFO is not empty								
bit 4-2	SISEL2:SISEL0: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)								
	111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set)								
	110 = Interrupt when last bit is shifted into SPIxSR, as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR, now the transmit is complete								
	101 = Interrupt when one data is shifted into the SPIXSR, now the transmit is complete 100 = Interrupt when one data is shifted into the SPIXSR, as a result, the TX FIFO has one open spot								
	011 = Interru	pt when SPIx r	eceive buffer	is full (SPIRBF	bit set)				
		pt when SPIx i				ot)			
	000 = Interru				SRMPT bit is s er is read, as		uffer is empt		
	SPIEN = 1, these eripheral Pin S			d to available F	Pn pins before	use. See Sect	ion 9.4		

REGISTER 14-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

REGISTER 14-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	1 = Receive complete, SPIxRXB is full0 = Receive is not complete, SPIxRXB is empty
	In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location.
	Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section 9.4 "Peripheral Pin Select" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾		
bit 15				I			bit 8		
R/W-C		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SSEN ⁽	4) CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0 bit (
Legend:									
R = Reada		W = Writable			nented bit, read				
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as	' ∩'						
bit 12	-			r modes only)	1)				
DIL 12		DISSCK: Disable SCKx pin bit (SPI Master modes only) ⁽¹⁾ 1 = Internal SPI clock is disabled; pin functions as I/O							
	0 = Internal S	SPI clock is en	abled						
bit 11		DISSDO: Disable SDOx pin bit ⁽²⁾							
			y module; pin f	unctions as I/C)				
bit 10	 SDOx pin is controlled by the module MODE16: Word/Byte Communication Select bit 								
	1 = Communication is word-wide (16 bits)								
	0 = Commun	ication is byte	-wide (8 bits)						
bit 9	SMP: SPIx Data Input Sample Phase bit								
		<u>Master mode:</u> 1 = Input data sampled at end of data output time							
		0 = Input data sampled at middle of data output time							
	Slave mode:								
bit 8	SMP must be cleared when SPIx is used in Slave mode. CKE: SPIx Clock Edge Select bit ⁽³⁾								
DIL O	1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)								
					ock state to activ				
bit 7	SSEN: Slave Select Enable (Slave mode) bit ⁽⁴⁾								
		used for Slave		rolled by port fi	unction				
bit 6	 0 = SSx pin not used by module; pin controlled by port function CKP: Clock Polarity Select bit 								
	1 = Idle state for clock is a high level; active state is a low level								
			low level; activ	e state is a hig	h level				
bit 5	MSTEN: Master Mode Enable bit								
	 1 = Master m 0 = Slave mo 								
Note 1:	If DISSCK = 0, SC	Kx must be co	onfigured to an	available RPn	pin. See Sectio	on 9.4 "Periph	eral Pin		
_	Select" for more in		"						
2:	If DISSDO = 0, SE Select" for more in	nformation.	-			-			
3:	The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).								
		,							

REGISTER 14-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE2:SPRE0: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE1:PPRE0:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1

. . .

- 10 = Primary prescale 4:1
- 01 = Primary prescale 16:1
- 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

REGISTER 14-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL		—	—	—	—
bit 15 bit 8							

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—		—	—	SPIFE	SPIBEN
bit 7							bit 0

Legend:									
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15	FRMEN: Framed SPIx Support bit	FRMEN: Framed SPIx Support bit							
	1 = Framed SPIx support enabled								
	0 = Framed SPIx support disabled								
bit 14	SPIFSD: Frame Sync Pulse Direction Control on SSx pin bit								
	1 = Frame sync pulse input (slave)								
	0 = Frame sync pulse output (mast	0 = Frame sync pulse output (master)							
bit 13	SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)								
	1 = Frame sync pulse is active-high								
	0 = Frame sync pulse is active-low								
bit 12-2	Unimplemented: Read as '0'								
bit 1	SPIFE: Frame Sync Pulse Edge Select bit								
	1 = Frame sync pulse coincides with first bit clock								
	0 = Frame sync pulse precedes firs	t bit clock							
bit 0	SPIBEN: Enhanced Buffer Enable	bit							
	1 = Enhanced Buffer enabled								

0 = Enhanced Buffer disabled (Legacy mode)






FIGURE 14-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)














FIGURE 14-7: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM





FIGURE 14-8: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM



© 2007 Microchip Technology Inc.

EQUATION 14-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

TABLE 14-1: SAMPLE SCK FREQUENCIES^(1,2)

Fcy = 16 MHz		Secondary Prescaler Settings					
		1:1	2:1	4:1	6:1	8:1	
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

15.0 INTER-INTEGRATED CIRCUIT (I²C[™])

The Inter-Integrated Circuit (I²C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:


- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- · Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 15-1.

15.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.

FIGURE 15-1: I²C[™] BLOCK DIAGRAM



15.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 15-1.

EQUATION 15-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾

 $FSCL = \frac{FCY}{2 \cdot (I2CxBRG + 1)}$ or $I2CxBRG = \left(\frac{FCY}{2 \cdot FSCL}\right) - 1$

Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

15.3 Slave Address Masking

The I2CxMSK register (Register 15-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

15.3.1 PERIPHERAL PIN SELECT LIMITATIONS

The I2C1 has limited peripheral pin select capability. The SDA1/SCL1 pins have alternative multiplexing based on the setting of the I2C1SEL bit. The default pins are used when the bit is set.

Note: The I2C1SEL bit is a Configuration bit in the Flash Configuration Word. It is not part of the regular device Configuration registers. For more information, see Section 3.1.3 "Flash Configuration Words".

Required	_	I2CxB	RG Value	Actual Fsc∟
System FSCL	Fcy	(Decimal)	(Hexadecimal)	
100 kHz	16 MHz	79	4F	100 kHz
100 kHz	8 MHz	39	27	100 kHz
100 kHz	4 MHz	19	13	100 kHz
400 kHz	16 MHz	19	13	400 kHz
400 kHz	8 MHz	9	9	400 kHz
400 kHz	4 MHz	4	4	400 kHz
400 kHz	2 MHz	2	2	333 kHz ⁽²⁾
1 MHz	16 MHz	7	7	1 MHz
1 MHz	8 MHz	3	3	1 MHz ⁽³⁾
1 MHz	4 MHz	1	1	1 MHz ⁽⁴⁾

TABLE 15-1: I²C[™] CLOCK RATES⁽¹⁾

Legend: Shaded rows represent invalid reload values for a given FSCL and FCY.

Note 1: Based on TCY = TCY/2, Doze mode and PLL are disabled.

2: This is the closest value to 400 kHz for this value of FCY.

3: FCY = 2 MHz is the minimum input clock frequency to have FSCL = 1 MHz.

4: I2CxBRG cannot have a value of less than 2.

Note: To comply with I²C[™] definition, the addresses in Table 15-2 on page 146 are reserved and will not be acknowledged by the I²C peripheral operating in Slave mode.

TABLE 15-2: $I^2 C^{TM} RESERVED ADDRESSES^{(1)}$

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 0xx	x	10-bit slave upper byte ⁽³⁾

Note 1: The above address bits will never cause an address match, independent of address mask settings.

2: Address will be Acknowledged only if GCEN = 1.

3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:		HC = Hardware Clearab	HC = Hardware Clearable bit						
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15		x Enable bit							
		 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins = Disables I2Cx module. All I²C pins are controlled by port functions. 							
bit 14	Unimplem	ented: Read as '0'							
bit 13	I2CSIDL: S	Stop in Idle Mode bit							
		tinues module operation whues module operation in Idle	ien device enters an Idle moo e mode	de					
bit 12	SCLREL: S	SCLx Release Control bit (v	when operating as I ² C Slave)						
		es SCLx clock SCLx clock low (clock stretc	h)						
	If STREN =								
			., software may write '0' to initiate stretch and write '1' to release clock). ar at beginning of slave transmission.						
			ar at end of slave reception.						
<u>If STREN = 0:</u>									
		.e., software may only write clear at beginning of slave t							
bit 11	IPMIEN: In	telligent Peripheral Manage	ement Interface (IPMI) Enable	e bit					
		upport mode is enabled; all ode disabled	addresses Acknowledged						
bit 10	A10M: 10-	Bit Slave Addressing bit							
		DD is a 10-bit slave address DD is a 7-bit slave address	;						
bit 9	DISSLW: D	isable Slew Rate Control b	it						
		te control disabled te control enabled							
bit 8	SMEN: SM	Bus Input Levels bit							
		s I/O pin thresholds complia s SMBus input thresholds	ant with SMBus specification						
bit 7	GCEN: Ge	neral Call Enable bit (when	operating as I ² C slave)						
	(module	e is enabled for reception)	call address is received in the	e I2CxRSR					
1.11.0		al call address disabled	·· / · · · · · · · · · · · · · · · · ·	,					
bit 6			it (when operating as I ² C slav	ve)					
		njunction with SCLREL bit. s software or receive clock	stretching						
		es software or receive clock							

REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (When operating as I ² C master. Applicable during master receive.)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

REGISTER 15-2: I2CxS	TAT: I2Cx STATUS REGISTER
----------------------	---------------------------

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC			
ACKSTAT	TRSTAT	_	—	—	BCL	GCSTAT	ADD10			
bit 15							bit 8			
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC			
IWCOL	I2COV	D/A	P	S	R/W	RBF	TBF			
bit 7	12001	Dirit	•	0	1000		bit (
Lonordi		C = Clearab	la h:t	HS = Hardwa			Cat Classed bit			
Legend:						HSC = Hardware	e Sel, Cleared Di			
R = Readab		W = Writable		-	nented bit, read					
-n = Value a	It POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unknow	vn			
bit 15	ACKSTAT: A	Acknowledge	Status bit							
		as detected la								
		s detected las								
		et or clear at e		vledge.						
bit 14		ansmit Status								
		-			transmit operati	on.)				
		ransmit is in p		ts + ACK)						
0 = Master transmit is not in progress Hardware set at beginning of master transmission.										
		ear at end of								
bit 13-11		nted: Read a								
bit 10	BCL: Master Bus Collision Detect bit									
	1 = A bus co	ollision has be	en detected o	during a maste	r operation					
	0 = No collis									
		et at detection		on.						
bit 9		eneral Call Sta								
		call address v		und						
				veu jeneral call ado	dress					
		ear at Stop de								
bit 8	ADD10: 10-	Bit Address S	tatus bit							
	1 = 10-bit ac	dress was m	atched							
		ddress was no								
		Hardware set at match of 2nd byte of matched 10-bit address.								
		ear at Stop de								
bit 7		te Collision D			11 120					
	1 = An atten 0 = No collis	•	e 12CX I RN re	gister failed be	ecause the I ² C r	nodule is busy				
			ce of write to	I2CxTRN while	e busy (cleared	bv software).				
bit 6		eive Overflow			,	.,				
			-	BCV register i	s still holding the	e previous byte				
	0 = No overf				g					
	Hardware se	et at attempt to	o transfer I2C	xRSR to I2CxI	RCV (cleared by	/ software).				
bit 5	D/A: Data/A	ddress bit (wh	en operating	as I ² C slave)						
		s that the last								
			-	l was device a	ddress					
		ear at device								
	Haroware se	et by write to I		y reception of	siave byte.					

REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R/W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read - indicates data transfer is output from slave 0 = Write - indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission
	Hardware clear at completion of data transmission.

REGISTER 15-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—			—	—		AMSK9	AMSK8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK9:AMSK0: Mask for Address Bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

16.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains input and output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)

- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit
 Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 16-1. The UART module consists of these key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver



© 2007 Microchip Technology Inc.

16.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 16-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 16-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency (FOSC/2).
 - **2:** Based on TCY = TCY/2; Doze mode and PLL are disabled.

Example 16-1 shows the calculation of the baud rate error for the following conditions:

- FCY = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 16-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 16-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

 $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency.
 - **2:** Based on TCY = TCY/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 16-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG value: UxBRG = ((FCY/Desired Baud Rate)/16) - 1UxBRG = ((400000/9600)/16) - 1UxBRG = 25 Calculated Baud Rate= 4000000/(16 (25 + 1)) = 9615 (Calculated Baud Rate - Desired Baud Rate) Error = Desired Baud Rate = (9615 - 9600)/9600 = 0.16% **Note 1:** Based on TCY = TCY/2; Doze mode and PLL are disabled.

16.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

16.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

16.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

16.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

16.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

16.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support) and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

16.8 External IrDA Support – IrDA Clock Output

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

16.9 Built-in IrDA Encoder and Decoder

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 16-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0
bit 15	•					•	bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		C = Cleared b	it	HC = Hardwa	are Clearable bit	I	
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	1 = UARTx is		ARTx pins are		UARTx as defin PORT latches		
bit 14	Unimplemen	ted: Read as 'o)'				
bit 13	•	in Idle Mode bit					
		nue module ope module operat			dle mode		
bit 12	IREN: IrDA [®] I	Encoder and D	ecoder Enabl	e bit ⁽²⁾			
		oder and decoo oder and decoo					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	it			
		in in Simplex m in in Flow Cont					
bit 10	Unimplemen	ted: Read as 'o)'				
bit 9-8		UARTx Enable		nabled and us	ed; UxCTS pin o	optrolled by P	
	$10 = UxTX, \\ 01 = UxTX, $	UxRX, UxCTS UxRX and UxR and UxRX pins a	and UxRTS p TS pins are e	ins are enable nabled and us		controlled by P	ORT latches
bit 7	WAKE: Wake	-up on Start Bi	Detect Durin	g Sleep Mode	Enable bit		
		e on following ri		RX pin; interru	upt generated or	n falling edge, k	bit cleared in
bit 6		NRTx Loopback	Mode Select	bit			
	1 = Enable L	oopback mode					
	•	k mode is disab					
bit 5		b-Baud Enable					
	cleared in	aud rate measun hardware upo e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
		e peripheral inp	outs and outpu	uts must be co	nfigured to an a	vailable RPn pi	n.
о т. ·					-)		

- 2: This feature is only available for the 16x BRG mode (BRGH = 0).
- **3:** Bit availability depends on pin availability.

REGISTER 16-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	RXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL1:PDSEL0: Parity and Data Selection bits
	11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit
Note 1.	If LIARTEN = 1, the peripheral inputs and outputs must be configured to an available BP

- Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).
 - 3: Bit availability depends on pin availability.

R/W-0R/W-0 HC R/W-0 R/W-0 U-0 R/W-0 R-1 R-0 UTXINV⁽¹⁾ UTXEN⁽²⁾ UTXISEL1 UTXISEL0 UTXBRK UTXBF TRMT bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/C-0 R-1 R-0 R-0 R-0 URXISEL1 **URXISEL0** ADDEN RIDLE PERR FERR OERR URXDA bit 7 bit 0 Legend: C = Clearable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared -n = Value at POR x = Bit is unknown bit 15,13 UTXISEL1:UTXISEL0: Transmission Interrupt Mode Selection bits 11 = Reserved: do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) UTXINV: IrDA® Encoder Transmit Polarity Inversion bit⁽¹⁾ bit 14 IREN = 0: 1 = UxTX Idle '0' 0 = UxTX Idle '1' IREN = 1: 1 = UxTX Idle '1' 0 = UxTX Idle '0'bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed UTXEN: Transmit Enable bit⁽²⁾ bit 10 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by PORT. bit 9 **UTXBF:** Transmit Buffer Full Status bit (Read-Only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 **TRMT:** Transmit Shift Register Empty bit (Read-Only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued **Note 1:** Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin.

See Section 9.4 "Peripheral Pin Select" for more information

REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL1:URXISEL0: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (Read-Only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (Read-Only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (Read-Only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (Read/Clear-Only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (Read-Only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information

REGISTER 16-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
_	—	—	—	_	_	—	UTX8
bit 15							bit 8
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
W-x UTX7	W-x UTX6	W-x UTX5	W-x UTX4	W-x UTX3	W-x UTX2	W-x UTX1	W-x UTX0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15 -9 Unimplemented: Read as '0'

bit 8 UTX8: Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX7:UTX0: Data of the Transmitted Character bits

REGISTER 16-4: UXRXREG: UARTX RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—	—		—	—	URX8
bit 15	•				•		bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 -9 Unimplemented: Read as '0'

bit 8 UTX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 UTX7:UTX0: Data of the Received Character bits

17.0 PARALLEL MASTER PORT (PMP)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual" chapter.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Note: A number of the pins for the PMP are not present on PIC24FJ64GA004 devices. Refer to the specific device's pinout to determine which pins are available. Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- One Chip Select Line
- Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels




FIGURE 17-1: PMP MODULE OVERVIEW

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit
DM 0	DWO	R∕₩-0 ⁽¹⁾		R/W-0 ⁽¹⁾	DM 0		DM 0
R/W-0	R/W-0	1	U-0		R/W-0	R/W-0	R/W-0
CSF1 bit 7	CSF0	ALP	_	CS1P	BEP	WRSP	RDSP bit
							Dit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	PMPFN · Par	allel Master Po	ort Enable bit				
	1 = PMP ena						
	0 = PMP dis	abled, no off-cl	hip access per	formed			
bit 14	Unimplemen	nted: Read as	ʻ0'				
bit 13	PSIDL: Stop	in Idle Mode b	it				
		nue module op e module opera		levice enters lo	lle mode		
bit 12-11		=		Itiplexing Selec	tion hite(1)		
	11 = Reserv			tiplexing belet			
			are multiplexe	d on PMD<7:0	> pins		
	01 = Lower	8 bits of addre				per 3 bits are n	nultiplexed of
	PMA<						
		s and data ap	-	-			
bit 10	-		Enable bit (16	-Bit Master mo	de)		
	1 = PMBE pc 0 = PMBE pc						
bit 9	•	rite Enable Str	obe Port Enab	le bit			
		PMENB port er					
		PMENB port di					
bit 8	PTRDEN: Re	ead/Write Strob	e Port Enable	bit			
		MWR port ena					
	0 = PMRD/P	MWR port disa	abled				
bit 7-6		Chip Select F	unction bits				
	11 = Reserve		hin ant				
	10 = PMCST 01 = Reserve	functions as c	nip set				
	00 = Reserve						
bit 5	ALP: Addres	s Latch Polarit	y bit ⁽²⁾				
	1 = Active-hi	igh <u>(PMALL</u> an w (PMALL and	d PMALH)				
bit 4		ted: Read as					
	-						
bit 3	CS1P: Chip S	Select 1 Polarit	y bit ⁽²⁾				

REGISTER 17-1: PMCON: PARALLEL PORT CONTROL REGISTER

2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 17-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
WRSP: Write Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
RDSP: Read Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD) For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- **Note 1:** Devices with 28 pins do not have PMA<10:2>.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

	_					·				
R-0	R/W-0	R/W-0	R/W-0	R/W-0	_	R/W-0	_	R/W-0	R/W-0	
BUSY	IRQM1	IRQM0	INCM1	INCM0		MODE16		MODE1	MODE0	
bit 15									bit 8	
R/W-0		R/W-0								
WAITB1 ⁽¹⁾	R/W-0 WAITB0 ⁽¹⁾		R/W-0	R/W-0	1	R/W-0		R/W-0 WAITE1 ⁽¹⁾	R/W-0 WAITE0 ⁽¹⁾	
	WAITBO(')	WAITM3	WAITM2	WAITM1		WAITM0		WAITEN		
bit 7									bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	eme	nted bit, rea	ıd a	s '0'		
-n = Value at F	POR	'1' = Bit is set	1	'0' = Bit is c				= Bit is unkn	own	
bit 15	BUSY: Busy b	oit (Master mo	de only)							
	1 = Port is bu	ısy (not useful	when the proc	essor stall is	act	ive)				
	0 = Port is no	ot busy								
bit 14-13		•	equest Mode b							
			hen Read Buff operation wher							
			d, processor s		= 1.	L (Audressal	Die		пу)	
			the end of the		ycle	•				
	00 = No inte	rrupt generate	d							
bit 12-11	INCM1:INCM	INCM1:INCM0: Increment Mode bits								
				ers auto-increment (Legacy PSP mode only)						
):0> by 1 every 0> by 1 every			•				
			ement of addre							
bit 10	MODE16: 8/1	6-Bit Mode bit								
			er is 16 bits, a							
		-	er is 8 bits, a re		o th	e data regist	er i	nvokes one 8	-bit transfer	
bit 9-8			ort Mode Sele				~			
			S1, PMRD/ P M S1, PMRD, PM						(:0>)	
			ol signals (PM						:0>)	
			Port, control							
bit 7-6	WAITB1:WAI	TB0: Data Set	up to Read/W	rite Wait State	e Co	onfiguration	bits	(1)		
			ultiplexed add	•						
			ultiplexed addı ultiplexed addı							
			ultiplexed addi							
			Byte Enable S	-			on b	oits		
bit 5-2			-		lato	Comgarati				
bit 5-2	1111 = Wait c	of additional 15								
bit 5-2	1111 = Wait o	of additional 15	D ICY							
bit 5-2	 0001 = Wait o	of additional 1	Тсү							
	 0001 = Wait o 0000 = No ac	of additional 1 Iditional wait c	Tcy ycles (operatio				(1)			
bit 5-2 bit 1-0	 0001 = Wait o 0000 = No ac WAITE1:WAI	of additional 1 Iditional wait c TE0: Data Hol	Тсү				(1)			
	 0001 = Wait o 0000 = No ac WAITE1:WAI 11 = Wait of	of additional 1 Iditional wait c TE0: Data Hol 4 Tcy	Tcy ycles (operatio				(1)			
	 0001 = Wait o 0000 = No ac WAITE1:WAI	of additional 1 Iditional wait c TE0: Data Hol 4 Tcy 3 Tcy	Tcy ycles (operatio				<u>(</u> 1)			

REGISTER 17-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

REGISTER 17-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—		—		ADDR<10:8> ⁽¹⁾	
bit 15							bit 8
	R/W-0			R/ W -0	DAV 0	DAV 0	D.W.O
R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0
			ADDR	<7:0> ⁽¹⁾			
bit 7							bit 0
1							
Legend: B = Beadable	bit	W = Writable b	pit	U = Unimplen	nented bit, read	1 as '0'	
Legend: R = Readable -n = Value at F		W = Writable b '1' = Bit is set	bit	U = Unimplen '0' = Bit is clea	nented bit, read	l as '0' x = Bit is unkr	nown
R = Readable			bit				nown
R = Readable	POR						nown
R = Readable -n = Value at F	POR	'1' = Bit is set					nown
R = Readable -n = Value at F bit 15	Unimplemer CS1: Chip S 1 = Chip sel	'1' = Bit is set nted: Read as '0 elect 1 bit ect 1 is active					iown
R = Readable -n = Value at F bit 15	Unimplemen CS1: Chip Sel 1 = Chip sel 0 = Chip sel	'1' = Bit is set nted: Read as '0 elect 1 bit	,				iown

REGISTER 17-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	PTEN14	—	—	—	PTEN10 ⁽¹⁾	PTEN 91.44	4Twh/22()A)3 Tm0 g0 Tc(–)TjE

REGISTER 17-5: PMSTAT: PARALLEL PORT STATUS REGISTER

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0	
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	
bit 15							bit	
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1	
OBE	OBUF		—	OB3E	OB2E	OB1E	OB0E	
bit 7							bit	
Legend:		HS = Hardwa	re Set bit					
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own	
bit 15	IBF: Input Bu	ffer Full Status	bit					
	•	le input buffer		ull				
	0 = Some or	all of the writal	ole input buffe	r registers are o	empty			
bit 14	IBOV: Input E	OV: Input Buffer Overflow Status bit						
			input byte reg	ister occurred (must be cleare	ed in software)		
	0 = No overf							
bit 13-12	-	ted: Read as '						
bit 11-8		put Buffer x Sta						
		fer contains da fer does not co		t been read (re ead data	ading buffer wi	li clear this dit)		
bit 7		Buffer Empty S						
	•	ble output buff		e empty				
	0 = Some or	all of the reada	able output bu	ffer registers ar	e full			
bit 6	OBUF: Output Buffer Underflow Status bits							
	 1 = A read occurred from an empty output byte register (must be cleared in software) 0 = No underflow occurred 							
bit 5-4	Unimplemen	ted: Read as '	0'					
bit 3-0	OB3E:OB0E	Output Buffer	k Status Empt	y bit				
	1 = Output b	uffer is empty (writing data to	the buffer will not been transm				

REGISTER 17-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	_				RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

Legend

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	1 = RTCC seconds clock is selected for the RTCC pin
	0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

FIGURE 17-2: LEGACY PARALLEL SLAVE PORT EXAMPLE




FIGURE 17-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE




TABLE 17-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 17-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)





FIGURE 17-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8>	
	PMD<7:0> PMA<7:0>	
	PMCS1	
		Address Bus
		Multiplexed Data and Address Bus
	PMWR	Control Lines

FIGURE 17-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)









FIGURE 17-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



© 2007 Microchip Technology Inc.

FIGURE 17-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION




FIGURE 17-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)




FIGURE 17-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)






FIGURE 17-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



18.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

FIGURE 18-1: RTCC BLOCK DIAGRAM



18.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

18.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 18-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SEC-ONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 18-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
0 0	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11		YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 18-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 18-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

TABLE 18-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
0 0	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

18.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 18-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 18-1.

18.1.3 RTCC CONTROL REGISTERS

REGISTER 18-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	1 = RTCVALH and RTCVALL registers can be written to by the user
	0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.
	0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half-Second Status bit ⁽³⁾
	1 = Second half period of a second
	0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	1 = RTCC output enabled
	0 = RTCC output disabled
bit 9-8	RTCPTR1:RTCPTR0: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL<15:8>:</u>
	01 = WEEKDAY 10 = MONTH
	11 = Reserved
	RTCVAL<7:0>:
	00 = SECONDS
	01 = HOURS
	11 =YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 18-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0

CAL7:CAL0: RTC Drift Calibration bits 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute ... 01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment 11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute ... 10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ _ ____ _ — _ _ _ bit 8 bit 15 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 RTSECSEL⁽¹⁾ PMPTTL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 18-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

bit 15-2	Unimplemented: Read as '0'
bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0			
bit 15			I	I			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkı	nown			
bit 15	ALRMEN: A	larm Enable bit								
		enabled (clear	ed automatica	ally after an a	larm event whe	enever ARPT<7	:0> = 00h and			
	CHIME :									
	0 = Alarm is									
bit 14		ne Enable bit	T 1710, bits or	a allowed to re	all over from 00					
		s enabled; ARP s disabled; ARP								
bit 13-10		MASK0: Alarm I								
			naon oorniga							
	0000 = Every half second 0001 = Every second									
	0010 = Every Second 0010 = Every 10 seconds									
	0011 = Every minute									
		0100 = Every 10 minutes								
	0101 = Eve 0110 = Ond	-								
	0110 = One 0110	•								
	1000 = Ond	ce a month								
	1001 = Once a year (except when configured for February 29th, once every 4 years)									
			-	ured for Febru	uary 29th, once	every 4 years)				
	101x = Res	served – do not	use	ured for Febru	uary 29th, once	every 4 years)				
	101x = Res 11xx = Res	served – do not served – do not	use use			every 4 years)				
bit 9-8	101x = Res 11xx = Res ALRMPTR1:	served – do not served – do not ALRMPTR0: A	use use Iarm Value Re	gister Windov	v Pointer bits		(A)			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the	served – do not served – do not	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the	served – do not served – do not ALRMPTRO: A corresponding A R<1:0> value de	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM	served – do not served – do not s ALRMPTRO: A corresponding <i>A</i> R<1:0> value do <u>5:8>:</u> <i>A</i> IN	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMV	served – do not served – do not s ALRMPTR0: A corresponding <i>A</i> R<1:0> value do <u>5:8>:</u> /IN VD	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM	served – do not served – do not s ALRMPTR0: A corresponding <i>A</i> R<1:0> value do <u>5:8>:</u> /IIN VD /NTH	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMN 01 = ALRMN 10 = ALRMN 11 = Unimple	served – do not served – do not served – do not served – do not ALRMPTR0: A corresponding <i>A</i> corresponding <i>A</i> correspo	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM	served – do not served – do not served – do not served – do not ALRMPTR0: A corresponding <i>A</i> corresponding <i>A</i> corresponding <i>A</i> corresponding <i>A</i> served – do not <i>S</i> served – do not <i>S</i>	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMN 01 = ALRMN 10 = ALRMN 11 = Unimple ALRMVAL<7	served – do not served – do not served – do not served – do not ALRMPTR0: A corresponding A R<1:0> value do <u>5:8>:</u> AIN VD ANTH emented <u>(:0>:</u> SEC	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRME 10 = ALRME	served – do not served – do no	use use larm Value Re Alarm Value reg	gister Windov gisters when r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT 00 = ALRMN 01 = ALRMN 10 = ALRMN 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMS 01 = ALRMS 11 = Unimple	served – do not served – do no	use use larm Value Re Alarm Value re ecrements on e	gister Windov gisters when r every read or v	v Pointer bits eading ALRMVA	ALH and ALRM	•			
bit 9-8 bit 7-0	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMN 01 = ALRMN 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMF 10 = ALRMF 10 = ALRMF 11 = Unimple ARPT7:ARP	served – do not served – do served – do not served – do served – do se	use use larm Value Re Alarm Value re ecrements on e ecrements value re ecrements value re	gister Windov gisters when r every read or r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT ALRMVAL<1 00 = ALRMN 01 = ALRMN 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMF 10 = ALRMF 10 = ALRMF 11 = Unimple ARPT7:ARP	served – do not served – do no	use use larm Value Re Alarm Value re ecrements on e ecrements value re ecrements value re	gister Windov gisters when r every read or r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMN 01 = ALRMN 10 = ALRMN 11 = Unimple <u>ALRMVAL<7</u> 00 = ALRMS 01 = ALRMS 01 = ALRMS 11 = Unimple ARPT7:ARP 11111111 = 	served – do not served – do served – do se	use use larm Value Re Alarm Value re ecrements on e ecrements on e eat Counter Va eat 255 more	gister Windov gisters when r every read or r	v Pointer bits eading ALRMVA	ALH and ALRM	•			
	101x = Res 11xx = Res ALRMPTR1: Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMN 01 = ALRMN 10 = ALRMN 11 = Unimple <u>ALRMVAL<7</u> 00 = ALRMS 01 = ALRMS 01 = ALRMS 11 = Unimple ARPT7:ARP 11111111 = 00000000 =	served – do not served – do served – do not served – do served – do se	use use larm Value Re Alarm Value re ecrements on e ecrements on e eat Counter Va eat 255 more repeat	gister Windov gisters when r every read or v alue bits times	v Pointer bits eading ALRMV write of ALRMV	ALH and ALRM	hes '00'.			

REGISTER 18-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

18.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 18-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R∕₩-x
YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN3: YRTEN0:** Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9

bit 3-0 YRONE3: YRONE0: Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 18-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1
bit 11-8	MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN1: DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
bit 3-0	DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9
Note 1:	A write to this register is only allowed when RTCWREN = 1.

REGISTER 18-6:	WKDYHR: WEEKDAY AND HOURS VALUE REGISTER ⁽¹⁾
----------------	---------------------------------------------------------

_					r
		_	WDAY2	WDAY1	WDAY0
					bit 8
R/W-x	R∕₩-x	R/W-x	R/W-x	R/W-x	R/W-x
HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
					bit C
	R/W-x HRTEN1				

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0	HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 18-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTENO	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 Unimplemented: Read as '0'

bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

© 2007 Microchip Technology Inc.

18.1.5 ALRMVAL REGISTER MAPPINGS

REGISTER 18-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:				
R = Readable bit	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1
bit 11-8	MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
bit 3-0	DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 18-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	_	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	R = Readable bit W = Writable bit		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 **WDAY2:WDAY0:** Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6 bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2

bit 3-0 HRONE3: HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN2: MINTENO: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

18.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

EQUATION 18-1:

(Ideal Frequency† – Measured Frequency) * 60 = Clocks per Minute † Ideal frequency = 32,768 Hz 3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

Note: It is up to the user to include in the error value the initial error of the crystal, drift due to temperature and drift due to crystal aging.

18.3 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<7>, Register 18-3)
- One-time alarm and repeat alarm options available

18.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVALH:ALRMVALL should only take place when ALRMEN = 0.

As shown in Figure 18-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur. The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the lower half of the ALCFGRPT register.

When ALCFGRPT = 00 and CHIME bit = 0 (ALCFGRPT<14>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the lower half of the ALCFGRPT register with FFh.

19.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

19.1 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

REGISTER 19-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-8	VWORD4:VWORD0: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN3:PLEN0 > 7, or 16 when PLEN3:PLEN0 \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = CRC serial shifter turned off
bit 3-0	PLEN3:PLEN0: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	Х3	X2	X1	—
bit 7						·	bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-1 **X15:X1:** XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

19.2 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN3:PLEN0) bits, respectively.

Consider the CRC equation:

$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 19-1.


FIGURE 19-1: CRC SHIFTER DETAILS

TABLE 19-1: EXAMPLE CRC SETUP

Bit Name	Bit Value
PLEN3:PLEN0	1111
X<15:1>	00010000010000


Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0th bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 19-2.



PIC24FJ64GA004 FAMILY





19.3 User Interface

19.3.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

$data[5:0] = crc_input[5:0]$

data[7:6] = 'bxx

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 19.3.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

19.3.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

19.4 Operation in Power Save Modes

19.4.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

19.4.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

20.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual" chapter.

The 10-bit A/D Converter has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- Up to 13 analog input pins
- External voltage reference input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

Depending on the particular device pinout, the 10-bit A/D Converter can have up to three analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the A/D Converter is shown in Figure 20-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Select port pins as analog inputs (AD1PCFG<15:0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.




FIGURE 20-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM⁽¹⁾

R/W-0	U-0	R/C-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON		ADSIDL			_	FORM1	FORM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0 HCS	R/W-0 HCS
SSRC2	SSRC1	SSRC0		_	ASAM	SAMP	DONE
bit 7							bit 0
Legend:		C = Clearable	e bit	HCS = Hardy	vare Cleared, S	et bit	
R = Readable	e bit	W = Writable	bit		mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15		Operating Mode					
	1 = A/D Conv0 = A/D Conv	verter module i verter is off	s operating				
bit 14		ted: Read as '	0'				
bit 13	-	o in Idle Mode					
	1 = Discontin	ue module ope	eration when c		dle mode		
		module opera		ode			
bit 12-10	-	ted: Read as '					
bit 9-8		M0: Data Outp					
		ractional (sddo al (dddd) dddo					
	01 = Signed i	nteger (ธรรร	sssd dddd				
	-	(0000 00dd d		0 1 11			
bit 7-5		C0: Conversion			ion (quito conv	ort)	
	110 = Reserv		sampling and	I Stans convers	sion (auto-convo	ert)	
	10x = Reserv						
	011 = Reserv	red compare ends	samnling and	d starts conver	sion		
	001 = Active	transition on IN	IT0 pin ends s	ampling and s	tarts conversio	า	
		ig SAMP bit en		and starts conv	ersion		
bit 4-3	-	ted: Read as '					
bit 2	ASAM: A/D Sample Auto-Start bit 1 = Sampling begins immediately after last conversion completes. SAMP bit is auto-set.						
		begins when			ompletes. SAN	IF DILIS AULO-SE	·L.
bit 1		ample Enable					
	1 = A/D samp	le/hold amplifie	er is sampling	input			
1.11.0		ole/hold amplifie					
bit 0		Conversion Stat	us bit				
		ersion is done ersion is NOT o	done				
			-				

REGISTER 20-1: AD1CON1: A/D CONTROL REGISTER 1

REGISTER 20-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0		—	CSCNA		_
bit 15							bit
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS		SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit
Logondi							
Legend: R = Readable	a hit	W = Writable	e bit	II – I Inimplei	nented bit, read	as 'O'	
-n = Value at		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkn	own
n – valdo at							
bit 15-13	VCFG2:VCF	G0: Voltage F	leference Config	guration bits			
	VCFG2:VCFG0		VR+		VR-		
	000		AVdd		AVss		
	001	<u>_</u>	External VREF+ pin		AVss		
	010)	AVdd		External VREF- pin		
011		<u>_</u>	External VREF+ pin		External VREF- pin		
	1xx	~	AVdd		AVss		
		2	AVDD		AV33		
bit 12-11	Unimplemen				AV33		
	Unimplemen	ted: Read as	· '0'	S/H Input for N	IUX A Input Mul	tiplexer Setting	ı bit
	Unimplemen	ted: Read as n Input Selec uts	· '0'	S/H Input for N		tiplexer Setting	ı bit
bit 10	Unimplemen CSCNA: Sca 1 = Scan inp	ted: Read as n Input Selec uts can inputs	^{, '} 0' tions for CH0+ \$	S/H Input for N		tiplexer Setting	ı bit
bit 10 bit 9-8	Unimplemen CSCNA: Sca 1 = Scan inp 0 = Do not sc Unimplemen	ted: Read as n Input Selec uts can inputs ted: Read as	^{, '} 0' tions for CH0+ \$			tiplexer Setting	ı bit
bit 10 bit 9-8	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bi rrently filling l	, '0' tions for CH0+ \$, '0' t (valid only whe buffer 08-0F, us	n BUFM = 1) er should acce		7	ı bit
bit 10 bit 9-8 bit 7	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I	, ' ₀ ' tions for CH0+ \$, ' ₀ ' t (valid only whe buffer 08-0F, us buffer 00-07, us	n BUFM = 1) er should acce	IUX A Input Mul	7	ı bit
bit 10 bit 9-8 bit 7 bit 6	Unimplemen CSCNA: Scal 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I ted: Read as	, ' ₀ ' tions for CH0+ \$, ' ₀ ' t (valid only whe buffer 08-0F, us buffer 00-07, us	en BUFM = 1) er should acce er should acce	IUX A Input Mul ess data in 00-07 ess data in 08-01	7	ı bit
bit 10 bit 9-8 bit 7 bit 6	Unimplemen CSCNA: Scat 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen SMPI3:SMPIC 1111 = Intern 1110 = Intern	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bi rrently filling l rrently filling l ted: Read as 0: Sample/Co rupts at the c	tions for CH0+ \$ '0' t (valid only whe buffer 08-0F, us buffer 00-07, us '0' onvert Sequence ompletion of cor	en BUFM = 1) er should acce er should acce es Per Interrup oversion for ea	IUX A Input Mul ess data in 00-07 ess data in 08-01	/convert seque	nce
bit 10 bit 9-8 bit 7 bit 6	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen SMPI3:SMPIC 1111 = Intern 1110 = Intern 0001 = Intern	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I ted: Read as D: Sample/Co rupts at the co rupts at the co	tions for CH0+ s , 'o' t (valid only whe buffer 08-0F, us buffer 00-07, us , 'o' onvert Sequence ompletion of cor ompletion of cor	en BUFM = 1) er should acce er should acce es Per Interrup oversion for ea oversion for ea oversion for ea	IUX A Input Mul ess data in 00-07 ess data in 08-01 it Selection bits ach 16th sample	/convert seque /convert seque	nce
bit 10 bit 9-8 bit 7 bit 6 bit 5-2	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen SMPI3:SMPIC 1111 = Intern 1110 = Intern 0001 = Intern	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I ted: Read as D: Sample/Co rupts at the c rupts at the c	tions for CH0+ s tions for CH0+ s t (valid only whe buffer 08-0F, us buffer 00-07, us onvert Sequence ompletion of cor ompletion of cor ompletion of cor	en BUFM = 1) er should acce er should acce es Per Interrup oversion for ea oversion for ea oversion for ea	IUX A Input Mul ess data in 00-07 ess data in 08-01 at Selection bits ach 16th sample ach 15th sample	/convert seque /convert seque	nce
bit 10 bit 9-8 bit 7 bit 6 bit 5-2	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen SMPI3:SMPIC 1111 = Intern 1110 = Intern 0001 = Intern 0000 = Intern BUFM: Buffer 1 = Buffer co	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I ted: Read as D: Sample/Co rupts at the co rupts at the co	tions for CH0+ s tions for CH0+ s t (valid only whe buffer 08-0F, us buffer 00-07, us t 'o' onvert Sequence ompletion of cor ompletion of cor ompletion of cor ompletion of cor ompletion of cor	en BUFM = 1) er should acce er should acce es Per Interrup oversion for ea oversion for ea oversion for ea oversion for ea oversion for ea	IUX A Input Mul ess data in 00-07 ess data in 08-01 at Selection bits ach 16th sample ach 15th sample/ ach sample/conv <15:8> and AD1	/convert seque /convert seque /convert seque convert sequer ert sequence	nce
bit 12-11 bit 10 bit 9-8 bit 7 bit 6 bit 5-2 bit 1 bit 1	Unimplemen CSCNA: Scar 1 = Scan inp 0 = Do not sc Unimplemen BUFS: Buffer 1 = A/D is cu 0 = A/D is cu Unimplemen SMPI3:SMPIC 1111 = Intern 1110 = Intern 0001 = Intern 0001 = Intern 0000 = Intern BUFM: Buffer 1 = Buffer co 0 = Buffer co	ted: Read as n Input Selec uts can inputs ted: Read as Fill Status bir rrently filling I rrently filling I ted: Read as D: Sample/Co rupts at the co rupts at the co	tions for CH0+ s tions for CH0+ s t (valid only whe buffer 08-0F, us buffer 00-07, us onvert Sequence ompletion of cor ompletion of cor ompletion of cor ompletion of cor t bit wo 8-word buffe	en BUFM = 1) er should acce er should acce es Per Interrup oversion for ea oversion for ea ove	IUX A Input Mul ess data in 00-07 ess data in 08-01 at Selection bits ach 16th sample ach 15th sample/ ach sample/conv <15:8> and AD1	/convert seque /convert seque /convert seque convert sequer ert sequence	nce

PIC24FJ64GA004 FAMILY

REGISTER 20-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADRC: A/D Conversion Clock Source bit 1 = A/D internal RC clock 0 = Clock derived from system clock
bit 14-13	Unimplemented: Read as '0'
bit 12-8	SAMC4:SAMC0: Auto-Sample Time bits
	11111 = 31 T AD
	00001 = 1 TAD
	00000 = 0 TAD (not recommended)
bit 7-0	ADCS7: ADCS0: A/D Conversion Clock Select bits
	11111111 = 128 • T CY
	• • • • • •
	00000001 = TCY
	00000000 = Tcy/2

REGISTER 20-4:	AD1CHS0: A/D INPUT SELECT REGISTER
----------------	------------------------------------

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_	_	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾
bit 15							bit
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		_		CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 11-8	1100 = Chan 1011 = Chan	DSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i	nput is AN12 nput is AN11	nput Select for M	1UX B Multiplex	ker Setting bits ⁽	1)
	0000 = Chan	nel 0 positive i	nput is AN0				
bit 7	1 = Channel (nnel 0 Negativ 0 negative inpu 0 negative inpu	it is AN1	t for MUX A Mu	ltiplexer Setting	ı bit	
bit 6-4	Unimplemen	ted: Read as '	0'				
bit 3-0	1100 = Chan 1011 = Chan	nel 0 positive i nel 0 positive i	nput is AN12 nput is AN11	nput Select for M	1UX A Multiple>	er Setting bits ⁽	1)
		nel 0 positive i nel 0 positive i					
Note 1: D	evices with 28 pi	ns can use onl	y AN0-AN5 a	and AN9-AN12.			

REGISTER 20-5: AD1PCFG: A/D PORT CONFIGURATION REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0

PCFG12:PCFG0: Analog Input Pin Configuration Control bits⁽¹⁾

1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled

0 = Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage

Note 1: Devices with 28 pins can use only PCFG0-PCFG5 and PCFG9-PCFG12.

REGISTER 20-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
bit 7							bit 0

Legend:						
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13 Unimplemented: Read as '0'


bit 12-0 CSSL12:CSSL0: A/D Input Pin Scan Selection bits⁽¹⁾

1 = Corresponding analog channel selected for input scan

0 = Analog channel omitted from input scan


Note 1: Devices with 28 pins can use only CSSL0-CSSL5 and CSSL9-CSSL12.

EQUATION 20-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾




Note 1: Based on TCY = TCY/2; Doze mode and PLL are disabled.

FIGURE 20-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL



PIC24FJ64GA004 FAMILY




© 2007 Microchip Technology Inc.

NOTES:


21.0 COMPARATOR MODULE

FIGURE 21-1:

- Note 1: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.
 - 2: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 9.4 "Peripheral Pin Select".



COMPARATOR I/O OPERATING MODES



REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 21-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 21-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 21-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 21-1 for the comparator modes.
Note 1	If $C2OLITEN = 1$ the C2OLIT peripheral output must be configure

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 9.4 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 9.4 "Peripheral Pin Select" for more information.

NOTES:

22.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

22.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 22-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.




FIGURE 22-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
 bit 15	_			—			 bit 8
							DILC
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7 bit 6 bit 5	CVREN: Com 1 = CVREF cir 0 = CVREF cir CVROE: Com 1 = CVREF vo 0 = CVREF vo CVRR: Comp 1 = CVRSRC r 0 = CVRSRC r	arator VREF Ra ange should b ange should b	e Reference E on Jown Dutput Enable utput on CVR isconnected f ange Selection e 0 to 0.625 C e 0.25 to 0.71	bit EF pin rom CVREF pin bit SVRSRC with CN 9 CVRSRC with	/RSRC/24 step) CVRSRC/32 st		
bit 4	1 = Compara		ource CVRSR	on bit C = VREF+ – VF C = AVDD – AVS			
bit 3-0	CVR3:CVR0: <u>When CVRR</u> CVREF = (CVF <u>When CVRR</u>	Comparator Vi <u>= 1:</u> R<3:0>/ 24) • ((REF Value Sel CVRSRC)	ection $0 \le CVF$	3:CVR0 ≤ 15 b	bits	

REGISTER 22-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

23.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"* chapter.

PIC24FJ64GA family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A complete list is shown in Table 23-1. A detailed explanation of the various bit functions is provided in Register 23-1 through Register 23-4.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

23.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GA004 FAMILY DEVICES

In PIC24FJ64GA004 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among five locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

TABLE 23-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ64GA004 FAMILY DEVICES

Device	Configuration Word Addresses				
	1	2			
PIC24FJ16GA	002BFEh	002BFCh			
PIC24FJ32GA	0057FEh	0057FCh			
PIC24FJ48GA	0083FEh	0083FCh			
PIC24FJ64GA	00ABFEh	00ABFCh			

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The Configuration bits are reloaded from the Flash Configuration Word on any device Reset.

The upper byte of both Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

REGISTER 23-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-0	R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1
—	JTAGEN	GCP	GWRP	DEBUG		ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: Maintain as '1'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed0 = Writes to program memory are disabled
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode0 = Device resets into Debug mode
bit 10	Reserved
bit 9-8	ICS1:ICS0: Emulator Pin Placement Select bits
	11 = Emulator EMUC/EMUD pins are shared with PGC1/PGD1
	11 = Emulator EMUC/EMUD pins are shared with PGC1/PGD110 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2
	· ·
bit 7	10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3
bit 7	10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use
bit 7 bit 6	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled
	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer enabled
bit 6	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'
bit 6 bit 5	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1' Unimplemented: Read as '1'
bit 6	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1' Unimplemented: Read as '1' FWPSA: WDT Prescaler Ratio Select bit
bit 6 bit 5	 10 = Emulator EMUC/EMUD pins are shared with PGC2/PGD2 01 = Emulator EMUC/EMUD pins are shared with PGC3/PGD3 00 = Reserved; do not use FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1' Unimplemented: Read as '1'

REGISTER 23-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:5121000 = 1:256 0111 = 1:128 0110 = **1**:64 0101 = **1:32** 0100 = 1:16 0011 = **1:8** 0010 = **1**:4 0001 = 1:2 0000 = 1:1

REGISTER 23-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—		—	—		_	—
bit 23		•		•	•	•	bit 16
R/PO-1	U-1	U-1	U-1	U-1	R/PO-1	U-1	R/PO-1
IESO				<u> </u>	FNOSC2	FNOSC1	FNOSC0
bit 15							bit 8
R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY		I2C1SEL	POSCMD1	POSCMD0
bit 7							bit 0
Logondy							
Legend: R = Readable	hit.	W - Writabla	hit.	II – Unimplor	monted bit road	aa '0'	
		W = Writable		-	nented bit, read		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkr	lown
bit 23-16	Unimplemen	ted: Read as ':	ı,				
bit 15	•	al External Swit					
bit 10		de (Two-Speed		bled			
		de (Two-Speed					
bit 14-11		ted: Read as ':					
bit 10-8	FNOSC2:FN	OSC0: Initial O	scillator Selec	t bits			
	111 = Fast R	C Oscillator wit	h Postscaler (FRCDIV)			
	110 = Reserv	/ed		,			
		ower RC Oscilla					
		dary Oscillator y Oscillator with					
		y Oscillator (XT		(ATEL, NOF	LL, EGPLL)		
		C Oscillator wit		ind PLL modul	e (FRCPLL)		
		C Oscillator (FI			. ,		
bit 7-6			•		k Monitor Config	guration bits	
		witching and Fa					
		witching is enab					
b :+ C		witching is enab		CIOCK MONITO	r is enabled		
bit 5		OSCO Pin Con	•				
		<u>:POSCMD0 = 1</u> _KO/RA3 functi		(Fosc/2)			
		_KO/RA3 functi					
	If POSCMD1:	POSCMD0 = 1	0 or 01:				
	OSCIOFCN P	nas no effect on	OSCO/CLKC)/RA3.			
bit 4	IOL1WAY: IO	LOCK One-Wa	y Set Enable	bit			
					provided the u		
					ters cannot be v		
		completed.		set and cleare	d as needed, p		ock sequence
bit 4-3		ted: Read as '	,				
bit 2	•	C1 Pin Select bi					
		ult SCL1/SDA1					
		nate SCL1/SDA					
bit 1-0	POSCMD1:P	OSCMD0: Prin	nary Oscillator	Configuration	bits		
	11 = Primary	oscillator disat	led				
		illator mode sel					
		illator mode sel					
	00 = EC OSC	illator mode sel	ecleu				

PIC24FJ64GA004 FAMILY

REGISTER 23-3: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U	
_	—	_		_	—		_	
bit 23	4	•	•	•	•	¥	bit 16	
U	U	R	R	R	R	R	R	
0	0	FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	
	_	FAIVIID7	FAIVIIDO	FAMIDS	FAMID4	FAIVIID3		
bit 15							bit 8	
R	R	R	R	R	R	R	R	
FAMID1	FAMID0	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0	
bit 7				•		1	bit 0	
Legend:								
R = Readable		W = Writable		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit$			nown	
bit 23-14	Unimplemen	ted: Read as '	1'					
bit 13-6	FAMID7:FAM	IID0: Device Fa	amily Identifier	r bits				
		PIC24FJ64GA						
bit 5-0		Individual Dev	-	oits				
	000100 = PI	C24FJ16GA00	2					
		C24FJ32GA00						
		C24FJ48GA00						
	000111 = P I	C24FJ64GA00	2					
	001100 = PI	C24FJ16GA00	4					

001110 = PIC24FJ48GA004 001111 = PIC24FJ64GA004

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23		•	•		•		bit 16
U	U	U	U	U	U	U	R
—	—	—	—	—	—	—	MAJRV2
bit 15							bit 8
R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7							bit 0
Legend:							
D Desideble			1. 14	II Industry Inc.	المحمد الأبال المعادية	(0)	

REGISTER 23-4: DEVREV: DEVICE REVISION REGISTER

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 23-9 Unimplemented: Read as '0'

bit 8-6 MAJRV2:MAJRV0: Major Revision Identifier bits

bit 5-3 Unimplemented: Read as '0'

bit 2-0 DOT2:DOT0: Minor Revision Identifier bits

23.2 On-Chip Voltage Regulator

All of the PIC24FJ64GA004 family of devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ64GA family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the DISVREG pin. Tying Vss to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 26.1 "DC Characteristics"**.

If DISVREG is tied to VDD, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 23-1 for possible configurations.

23.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION


When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (PIR3<6>). This can be used to generate an interrupt and put the application into a low-power operational mode, or trigger an orderly shutdown.

Low-Voltage Detection is only available when the regulator is enabled.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



23.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 20 µs for it to generate output. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

23.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ64GA family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specified in **Section 26.1** "**DC Characteristics**".

23.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note:	For more information, see Section 26.0				
	"Electrical Characteristics".				

23.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically disables itself whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). By default, this bit is cleared, which enables Standby mode. When waking up from Standby mode, the regulator will require around 190 μ S to wake-up. This extra time is needed to ensure that the regulator can source enough current to power the Flash memory.

For applications which require a faster wake-up time, it is possible to disable regulator Standby mode. The VREGS bit (RCON<8>) can be set to turn off Standby mode so that the Flash stays powered when in Sleep mode and the device can wake-up in 10 μ S. When VREGS is set, the power consumption while in Sleep mode, will be approximately 40 μ A higher than power consumption when the regulator is allowed to enter Standby mode.

23.3 Watchdog Timer (WDT)

For PIC24FJ64GA004 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS3:WDTPS0 Configuration bits (Flash Configuration Word 1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:


- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits), or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.





23.3.1 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN device Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

23.4 JTAG Interface

PIC24FJ64GA004 family devices implement a JTAG interface, which supports boundary scan device testing as well as in-circuit programming.

23.5 Program Verification and Code Protection

For all devices in the PIC24FJ64GA004 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

23.5.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence.

23.6 In-Circuit Serial Programming

PIC24FJ64GA004 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGCx) and data (PGDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

23.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGCx, PGDx and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

24.0 DEVELOPMENT SUPPORT

The $PIC^{(R)}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - · Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

24.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

24.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

24.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

24.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

25.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F instruction set architecture, and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- · Control operations

Table 25-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description					
#text	Means literal defined by "text"					
(text)	Means "content of text"					
[text]	Means "the location addressed by text"					
{ }	Optional field or operation					
<n:m></n:m>	Register bit field					
.b	Byte mode selection					
.d	Double-Word mode selection					
.S	Shadow register select					
.w	Word mode selection (default)					
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$					
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero					
Expr	Absolute address, label or expression (resolved by the linker)					
f	File register address ∈ {0000h1FFFh}					
lit1	1-bit unsigned literal $\in \{0,1\}$					
lit4	4-bit unsigned literal ∈ {015}					
lit5	5-bit unsigned literal ∈ {031}					
lit8	8-bit unsigned literal ∈ {0255}					
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode					
lit14	14-bit unsigned literal ∈ {016384}					
lit16	16-bit unsigned literal ∈ {065535}					
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'					
None	Field does not require an entry, may be blank					
PC	Program Counter					
Slit10	10-bit signed literal \in {-512511}					
Slit16	16-bit signed literal ∈ {-3276832767}					
Slit6	6-bit signed literal \in {-1616}					
Wb	Base W register ∈ {W0W15}					
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }					
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }					
Wm,Wn	Dividend, Divisor working register pair (direct addressing)					
Wn	One of 16 working registers ∈ {W0W15}					
Wnd	One of 16 destination working registers ∈ {W0W15}					
Wns	One of 16 source working registers ∈ {W0W15}					
WREG	W0 (working register used in file register instructions)					
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }					
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }					

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z	
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z	
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z	
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z	
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z	
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z	
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z	
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z	
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z	
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z	
AND	AND	f	f = f .AND. WREG	1	1	N, Z	
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z	
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z	
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z	
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z	
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z	
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z	
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z	
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z	
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z	
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None	
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None	
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None	
	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None	
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None	
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None	
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None	
	BRA	LE,Expr	Branch if Less than or Equal	1	1 (2)	None	
	BRA	LEU,Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None	
	BRA	LT,Expr	Branch if Less than	1	1 (2)	None	
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None	
	BRA	N,Expr	Branch if Negative	1	1 (2)	None	
	BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None	
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None	
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None	
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None	
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None	
	BRA	Expr	Branch Unconditionally	1	2	None	
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None	
	BRA	Wn	Computed Branch	1	2	None	
BSET	BSET	f,#bit4	Bit Set f	1	1	None	
	BSET	Ws,#bit4	Bit Set Ws	1	1	None	
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None	
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None	
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None	
-	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None	
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None	
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None	

TABLE 25-2:	INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None	
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None	
BTST	BTST	f,#bit4	Bit Test f	1	1	Z	
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С	
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z	
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С	
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z	
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z	
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С	
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z	
CALL	CALL	lit23	Call Subroutine	2	2	None	
	CALL	Wn	Call Indirect Subroutine	1	2	None	
CLR	CLR	f	f = 0x0000	1	1	None	
	CLR	WREG	WREG = 0x0000	1	1	None	
	CLR	Ws	Ws = 0x0000	1	1	None	
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep	
COM	COM	f	f = f	1	1	N, Z	
	COM	f,WREG	WREG = f	1	1	N, Z	
	COM		$Wd = \overline{Ws}$	1	1	N, Z	
CP	CP	Ws,Wd f	Compare f with WREG	1	1	,	
CP	CP		Compare Wb with lit5	1	1	C, DC, N, OV, Z	
		Wb,#lit5	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z	
GDO	CP	Wb,Ws	. , ,	1	1	C, DC, N, OV, Z	
CP0	CP0 CP0	f	Compare f with 0x0000 Compare Ws with 0x0000	1	1	C, DC, N, OV, Z	
CP1	CP0 CP1	Ws f	Compare f with 0xFFFF	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
CPI	CP1 CP1	Ws	Compare Ws with 0xFFF	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
CPB	CPI	f	Compare f with WREG, with Borrow	1	1		
CPB	CPB		Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z	
	СРВ	Wb,#lit5 Wb,Ws	Compare Wb with Ns, with Borrow (Wb – Ws – C)	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None	
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None	
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None	
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None	
DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С	
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z	
	DEC	f,WREG	WREG = $f - 1$	1	1	C, DC, N, OV, Z	
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z	
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z	
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, Z	
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z	
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None	
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV	
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None	

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG,f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = $\overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None	
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None	
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None	
	PUSH.S		Push Shadow Registers	1	1	None	
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep	
RCALL	RCALL	Expr	Relative Call	1	2	None	
	RCALL	Wn	Computed Call	1	2	None	
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None	
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None	
RESET	RESET		Software Device Reset	1	1	None	
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None	
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None	
RETURN	RETURN		Return from Subroutine	1	3 (2)	None	
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z	
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z	
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z	
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z	
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z	
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z	
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z	
SETM	SETM	f	f = FFFFh	1	1	None	
	SETM	WREG	WREG = FFFFh	1	1	None	
	SETM	Ws	Ws = FFFFh	1	1	None	
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z	
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z	
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z	
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z	
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z	
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z	
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z	
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z	
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z	
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z	
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C, DC, N, OV, Z	
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z	
			$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, Z	
SUBR	SUBB	Wb,#lit5,Wd	f = WREG - f	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
JUDK	SUBR	f,WREG	WREG = WREG - f	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
	SUBR		WREG = WREG = 1 Wd = Ws – Wb	1	1	C, DC, N, OV, Z C, DC, N, OV, Z	
	JUDK	Wb,Ws,Wd			1 1	1 U, DU, N, UV, Z	

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GA family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	Ø.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	0.3V to +3.0V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 1)	200 mA
Note 1. Maximum allowable surrant is a function of dovice maximum source discipation (acc	Table 26 1)

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 26-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

26.1 DC Characteristics




TABLE 26-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ64GA Family:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDR - \Sigma IgH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (I/VDI) - VOH \} x IQH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			w
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

FICS				
Symbol	Тур	Max	Unit	Notes
θJA	49	—	°C/W	(Note 1)
θJA	33.7	—	°C/W	(Note 1)
θJA	28		°C/W	(Note 1)
θJA	39.3	—	°C/W	(Note 1)
	θJA θJA θJA θJA	Symbol Тур ӨЈА 49 ӨЈА 33.7 ӨЈА 28	Symbol Typ Max θJA 49 — θJA 33.7 — θJA 28 —	Symbol Typ Max Unit θJA 49 °C/W θJA 33.7 °C/W θJA 28 °C/W

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 26-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTER	ISTICS	Standard Operating te	-			B.6V (unless otherwise stated) 35°C for Industr ial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Operat	ing Voltage	e					
DC10	Supply Vo	oltage					
	Vdd		2.2		3.6	V	Regulator enabled
	Vdd		VDDCORE	_	3.6	X	Regulator disabled
	VDDCORE		2.0		2.75	$\langle v_{n} \rangle$	Regulator disabled
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5	_	>	X /	7 /~/
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss		×	
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.5	$\overline{\langle}$	K	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

DC CHAF	ACTERIS	TICS: OPER	ATING CURRENT	(IDD)	\wedge			
ERISTICS								
Typical ⁽¹⁾	Мах	Units	Inits Conditions					
rent (IDD): PI	MD Bits are	Set ⁽²⁾		/ _	$\overline{)}$			
.650	.850	mA	-40°C					
.650	.850	mA	+25°C	2.0V ⁽³⁾				
.650	.850	mA	+85°C					
1.2	1.6	mA	-40°C					
1.2	1.6	mA	+25°C	3.37(4)	7			
1.2	1.6	mA	+85°C					
2.6	3.4	mA	-40°C					
2.6	3.4	mA	+25°C	2.00(3)	4 MIPS			
2.6	3.4	mA	+85°C	\rightarrow				
4.1	5.4	mA	_40°C					
4.1	5.4	mA	+25°C	3.3V ⁽⁴⁾				
4.1	5.4	mA	+85°Q	\sim				
13.5	17.6	mA	<u> </u>					
13.5	17.6	mA	\+25°C	2.5V ⁽³⁾				
13.5	17.6	mA 🔪	+85°C		16 MIPS			
15	20	/mA /	40°C		TO MIPS			
15	20	mA	→+25°C	3.3V ⁽⁴⁾				
15	20	mA	+85°C					
13	17	μΑ	-40°C					
13	(17	μA	+25°C	2.0V ⁽³⁾				
20	∕ 26	μA	+85°C					
54	70	μA	-40°C		LPRC (31 kHz)			
54	70	μΑ	+25°C	3.3V ⁽⁴⁾				
95		μA	+85°C					
	Typical ⁽¹⁾ rent (IDD): PI .650 .650 .650 1.2 1.2 1.2 2.6 2.6 2.6 2.6 2.6 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 2.6 2.6 1.1 4.1 4.1 13.5 15 15 15 13 20 54	Typical ⁽¹⁾ Max rent (IDD): PMD Bits are .650 .850 .650 .850 .650 .850 .650 .850 1.2 1.6 1.2 1.6 1.2 1.6 2.6 3.4 2.6 3.4 2.6 3.4 2.6 3.4 2.6 3.4 1.5 17.6 13.5 17.6 13.5 17.6 13.5 17.6 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 15 20 16	Standard Op Operating ter Typical ⁽¹⁾ Max Units rent (IDD): PMD Bits are Set ⁽²⁾ .650 .850 mA .650 .850 mA .650 .850 mA .650 .850 mA .650 .850 mA 1.2 1.6 mA .72 .6 .74 mA 1.2 1.6 mA .72 .76 mA 1.5 1.7.6 mA .71 .76 mA 1.3.5 17.6 mA .75 .70 mA 1.5 2.0 mA .71 .74 .70	Standard Operating Conditions: Operating temperature $-40^{\circ}C \le$ Typical ⁽¹⁾ Max Units rent (IDD): PMD Bits are Set ⁽²⁾ .650 .850 mA $-40^{\circ}C$.650 .850 mA $-40^{\circ}C$.650 .650 .850 mA $+25^{\circ}C$ 1.2 1.6 mA $+40^{\circ}C$.650 .850 mA $+25^{\circ}C$ 1.2 1.6 mA $+40^{\circ}C$.650 .850 mA $+25^{\circ}C$ 1.2 1.6 mA $+25^{\circ}C$.650 .34 mA $+40^{\circ}C$ 2.6 3.4 mA $+40^{\circ}C$.41 .5.4 mA $+25^{\circ}C$ 2.6 3.4 mA $+40^{\circ}C$.41 .5.4 mA $+425^{\circ}C$ 4.1 5.4 mA $+425^{\circ}C$.41 .41 .44 $+40^{\circ}C$.13.5 17.6 mA $+40^{\circ}C$.15 .20 mA $+40^{\circ}C$.15 .20 mA	Operating temperature -40°C ≤ IA ≤ +85°C for indust Typical ⁽¹⁾ Max Units Conditions rent (IDD): PMD Bits are Set ⁽²⁾ .650 .850 mA -40°C 2.0V ⁽³⁾ .650 .850 mA +25°C 2.0V ⁽³⁾ .650 .650 .850 mA +25°C 2.0V ⁽³⁾ .650 .850 mA +25°C 2.0V ⁽³⁾ .650 .650 .850 mA +25°C 2.0V ⁽³⁾ .650 .850 mA +40°C .3.8V ⁽⁴⁾ 1.2 1.6 mA +40°C 1.2 1.6 mA +85°C 1.2 1.6 mA +40°C 2.6 3.4 mA +85°C 4.1 5.4 mA +425°C <			

DC CHARACTERISTICS: OPERATING CURRENT (IDD) TARI E 26-4.

Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance Note 1: only and are not tested,

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. \overline{MQLR} = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are

operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set. On-chip voltage regulator disabled (DISVREG tied to VDD).

4: Qn-whip voltage regulator enabled (DISVREG tied to Vss).

3:

Λ

TABLE 26-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)											
DC CHARAC	TERISTICS			mperating Conditions: mperature -40°C≤							
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions							
Idle Current (IIDLE): Core Off, Clock On Base Current, PMD Bits are Set ⁽²⁾											
DC40	150	200	μA	-40°C							
DC40a	150	200	μA	+25°C	2.0V ⁽³⁾						
DC40b	150	200	μA	+85°C							
DC40d	250	325	μA	-40°C		1 MIPS					
DC40e	250	325	μA	+25°C	3.3V ⁽⁴⁾	7					
DC40f	250	325	μA	+85°C							
DC43	.55	.72	mA	-40°C							
DC43a	.55	.72	mA	+25°C	2.0						
DC43b	.55	.72	mA	+85°C	\rightarrow \rightarrow	4 14/100					
DC43d	.82	1.1	mA	_40°C		4 MIPS					
DC43e	.82	1.1	mA	+25°C	3.3V ⁽⁴⁾						
DC43f	.82	1.1	mA	+85°C	\sim						
DC47	3	4	mA	-40°C							
DC47a	3	4	mA	\+25°C	2.5V ⁽³⁾						
DC47b	3	4	mA 🛌	+85°C							
DC47c	3.5	4.6	_mA	-40°C		16 MIPS					
DC47d	3.5	4.6	mA	+25°C	3.3∨ ⁽⁴⁾						
DC47e	3.5	4.6	mA	+85°C							
DC50	.85	1.1	mA	-40°C							
DC50a	.85	(.1	mĄ	+25°C	2.0V ⁽³⁾						
DC50b	.85	∕ 1.1	rnA/	+85°C							
DC50d	1.2 /	1,6	nn A	-40°C		FRC (4 MIPS)					
DC50e	1.2/ <	/1.6	mA	+25°C	3.3∨ ⁽⁴⁾						
DC50f	1.2	1.6	mA	+85°C							
DC51	4	6	μΑ	-40°C							
DC51a /	(4)	6	μA	+25°C	2.0V ⁽³⁾						
DC51b		<u>9</u>	μA	+85°C							
DC51d	42	55	μA	-40°C		LPRC (31 kHz)					
DC51e	42>	55	μA	+25°C	3.3V ⁽⁴⁾						
DØ51{	70	91	μΑ	+85°C							

TABLE 26-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with core off, clock on, all modules off and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss).

TABLE 26-6:	DC CHAF	RACTERIST	ICS: POWE	ER-DOWN C	URRENT (IPD)			
DC CHARAC	TERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions					
Power-Down	Current (IPD):	: PMD Bits a	re Set, VREG	S Bit is '0' ⁽²⁾					
DC60	.1	1	μA	-40°C					
DC60a	.15	1	μA	+25°C	2.0V ⁽³⁾				
DC60b	3.7	12	μA	+85°C					
DC60c	.2	1	μA	-40°C					
DC60d	.25	1	μA	+25°C	2.5V ⁽³⁾	Base Power-Down Current ⁽⁵⁾			
DC60e	4.2	25	μA	+85°C	~				
DC60f	3.3	9	μA	-40°C	$\langle \setminus$	$1 \setminus \langle$			
DC60g	3.5	10	μA	+25°C	3.37(4)	\downarrow \checkmark			
DC60h	9	30	μA	+85°C <					
DC61	1.75	3	μA	-40%C	$\overline{)}$				
DC61a	1.75	3	μA	+25°C	2.0V(3)				
DC61b	1.75	3	μA	→ 85°C	\mathbf{n}				
DC61c	2.4	4	μA	\40°€	\bigtriangledown	1			
DC61d	2.4	4	μ Α /	+25°C	2.5V ⁽³⁾	Watchdog Timer Current: ΔIWDT ⁽⁵⁾			
DC61e	2.4	4	µА 🔪	_ +8 5°℃					
DC61f	2.8	5	μΑ	-40°C					
DC61g	2.8	5	μA	+25°C	3.3V ⁽⁴⁾				
DC61h	2.8	5) Adj	+85°C					
DC62	8	16	μΑ	-40°C					
DC62a	12	(16	μA	+25°C	2.0V ⁽³⁾				
DC62b	12	16	μA	+85°C					
DC62c	9	16	μA	-40°C					
DC62d	12/ 🤇	16	νμΑ	+25°C	2.5V ⁽³⁾	RTCC + Timer1 w/32 kHz Crystal: ARTCC AITI32 ⁽⁵⁾			
DC62e	12.5	16//	μA	+85°C					
DC62f	10.3	18	μA	-40°C]			
DC62g	13.4	1/8	μA	+25°C	3.3V ⁽⁴⁾				
DC62h	14.2		μA	+85°C					

TABLE 26-6. DC CHARACTERISTICS POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: Qn-chip voltage regulator disabled (DISVREG tied to VDD).

On-chip voltage regulator enabled (DISVREG tied to Vss). 4:

The Δ current is the additional current consumed when the module is enabled. This current should be 5: added to the base IPD current.

DC CH	ARACT	ERISTICS	Standard Opera Operating temp	-			V (unless otherwise stated) C for Industrial
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V <	
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss	—	0.2 Vdd	~ V	
DI16		OSCI (XT mode)	Vss	—	0.2 VDD	V	\sim
DI17		OSCI (HS mode)	Vss	—	0.2 VDD	$\langle \nabla \rangle$	
DI18		SDAx, SCLx	Vss	—	0.3 VDD	'\v⁄	SMBus disabled
DI19		SDAx, SCLx	Vss	—	0.8	¥ \	SMBus enabled
	VIH	Input High Voltage		Į		$\overline{}$	
DI20		I/O pins: With Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	$\langle -$	VDD 5.5	∕v v	
DI21		PMP pins: With Analog Functions Digital Only	0.24 VDD + 0.8 0.24 VDD + 0.8		VDD 5.5	V V	PMPTTL = 1
DI25		MCLR	Ø.8 VOD	$\langle \leftarrow \rangle$	Vdd	v	
DI26		OSCI (XT mode)	0.7 VOD	\searrow	Vdd	v	
DI27		OSCI (HS mode)	0.7 VQD	$\sim \sim$	Vdd	v	
DI28		SDAx, SCLx	0.7 VDD	>	Vdd	V	SMBus disabled
DI29		SDAx, SCLx	2.1	—	Vdd	V	SMBus enabled, $2.5V \le VPIN \le VDD$
DI30	ICNPU	CNxx Pull-up Current	<u>50</u>	250	400	μA	VDD = 3.3V, $VPIN = VSS$
DI50	lι∟	Input Leakage Current ^(2,3) I/O Ports			<u>+</u> 1	μA	VSS \leq VPIN \leq VDD, Pin at high-impedance
DI51		Analog Input pins	_	_	<u>+</u> 1	μA	VSS \leq VPIN \leq VDD, Pin at high-impedance
DI55	/	MCLR	—	—	<u>+</u> 1	μA	$Vss \leq V PIN \leq V DD$
DI56		osci	_	—	<u>+</u> 1	μA	$VSS \le VPIN \le VDD,$ XT and HS modes

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The leakage current on the $\overline{\text{MCLR}}$ pin is strongly dependent on the applied voltage level. The specified **⁄**2: Jevels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

TABLE	TABLE 26-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS \wedge								
DC CHA	ARACTE	RISTICS	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	Vol	Output Low Voltage							
DO10		I/O Ports	_		0.4	V	IOL = 8.5 mA, VDD = 3.6V		
			_		0.4	V	IOL = 5.0 mA, VDD = 2.0 V		
DO16		OSCO/CLKO	_		0.4	V	IOL = 8.5 mA, VDQ = 3.6V		
			_		0.4	V	IOL = 5.0 mA, VOD = 2.0 V		
	Vон	Output High Voltage							
DO20		I/O Ports	3		—	v \	IOH = -3.0 mA, VDD = 3.6 V		
			1.8		-	V	Iо́н – -1.5 mA, VDD = 2.0V		
DO26		OSCO/CLKO	3	—	`	X	IOH = -3.0 mA, VDD = 3.6V		
			1.8	— <	-	\rightarrow	Ю́н = -1.5 mA, VDD = 2.0V		

TABLE 26-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS: PROGRAM MEMORY **TABLE 26-9:**

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated Operating temperature $> -40^{\circ}C \le Ta \le +85^{\circ}C$ for Industrial						
Param No.	Sym	Characteristic	Min	Typ	Max	Units	Conditions			
		Program Flash Memory	$\overline{)}$	\searrow						
D130	Eр	Cell Endurance	10000	$\setminus -$	_	E/W	-40°C to +85°C			
D131	Vpr	VDD for Read			3.6	V	VMIN = Minimum operating voltage			
D132B	VPEW	VDD for Self-Timed Write	VMIN		3.6	V	VMIN = Minimum operating voltage			
D133A	Tıw	Self-Timed Write Cycle Time		3	—	ms				
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	_	7	—	mA				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TAB/E/26-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	Sperating Conditions: -40°C < TA < +85°C (unless otherwise stated)								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	VRGOUT	Regulator Output Voltage		2.5	_	V			
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.		
	TVREG		—	10	_	μs	DISVREG = Vss		
	TPWRT		_	64	_	ms	DISVREG = VDD		

Conditions: 185°C (unless otherwise stated) 1000

26.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ64GA family AC characteristics and timing parameters.

TABLE 26-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industriat
	Operating voltage VDD range as described in Section 26.1 "DC Characteristics".

FIGURE 26-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	> >	-	15	pF	In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O pins and OSCQ \checkmark	—	—	50	pF	EC mode.
DO58	Св	SCLX, SDAX	—	—	400	pF	In l ² C™ mode.

Note 1: Data in "Typ" column is at 3.3%, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 26-3: EXTERNAL CLOCK TIMING




TABLE 26-13: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Oper Operating tem			(unless otherwise stated) for Industrial	
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32	MHz MHz	EC ECPLL
		Oscillator Frequency	3 3 10 31		10 8 32 33	MHz MHz MHz kHz	XT XTPLL HS SOSC
OS20	Tosc	Tosc = 1/Fosc	<u> </u>	V —			See parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	—	ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	` / -	—	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	_	6	10	ns	
OS41	TckF	CLKO Fall Time (3)		6	10	ns	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time fimit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

TABLE	ABLE 26-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)								
AC CHARACTERISTICS				Standard Operating Conditions: 2.0V to 3.6V (unless otherwise statedOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
OS50	Fplli	PLL Input Frequency Range ⁽²⁾	3	—	8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency	8	_	32	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time)	_	_	2	mis			
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	2	Measured over 100 ms period		

TABLE 26-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
Internal FRC Accuracy @ 8 MHz ⁽¹⁾								
F20	FRC	-2 ⁄ `		2	%	+25°C		
		-5	$\overline{\mathcal{A}}$	5	%	$-40^{\circ}C \le TA \le +85^{\circ}C$		

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

TABLE 26-16: INTERNAL RC ACCURACY

AC CH						2.0V to 3.6V (unless otherwise stated) A ≤ +85°C for Industrial
Param No.	Characteristic	Min	Тур	Max	Units	Conditions
	LPRC @ 31 kHz ⁽¹⁾	/				
F21		-15	_	15	%	+25°C
		-15	_	15	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C$

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 26-4: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 26-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated Operating temperature $-40^{\circ}C > TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
DO31	TIOR	Port Output Rise Time	\nearrow	10	25	ns			
DO32	TIOF	Port Output Fall Time	$\langle - \rangle$	10	25	ns			
DI35	TINP	INTx pin High or Low Time (output)	20		—	ns			
DI40	Trbp	CNx High or Low Time (input)	2	~_	—	Тсү			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE	26-18: A	ADC MODULE SPECIFIC	ATIONS							
AC CH	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
	Device Supply									
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0	—	Lesser of VDD + 0.3 or 3.6	V <				
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3		$\langle \rangle$			
	Reference Inputs									
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVDD	v				
AD06	VREFL	Reference Voltage Low	AVss	_	AVpD-1.7	y <				
AD07	VREF	Absolute Reference Voltage	AVss - 0.3	- /	AVDD + 0.3	\checkmark	3			
			Analog	Input	$\overline{)}$					
AD10	VINH-VINL	Full-Scale Input Span	VREFL	$\langle - \rangle$	WREFH	V	(Note 2)			
AD11	VIN	Absolute Input Voltage	AVss - 0,3		AVDD + 0.3	V	_			
AD17	Rin	Recommended Impedance of Analog Voltage Source			2:5K	Ω	10-bit			
			ADC Ac	curacy	\rangle					
AD20b	Nr	Resolution	\nearrow	[^] 10 [^]	—	bits				
AD21b	INL	Integral Nonlinearity		¥	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD22b	DNL	Differential Nonlinearity		±1	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD23b	GERR	Gain Error	$\overline{\mathbf{A}}$	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD24b	EOFF	Offset Error	/ _	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25b	_	Monotonicity ⁽¹⁾	_	_	—	_	Guaranteed			

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes. 2:

Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

TABLE 26-19: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

AC CHARACTERISTICS		(unless	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		Clo	ck Parame	ters		/	
AD50	Tad	ADC Clock Period	133	_	-	ns	Tcy = 1 <u>33 ns,</u> AD1CON3 in default state
AD51	tRC	ADC Internal RC Oscillator Period	—	250		n s	

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

28-Lead SPDIP



28-Lead SSOP




28-Lead SOIC (.300")



28-Lead QFN



Example



Example




Example



Example




Legend	XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	YY Year code (last 2 digits of calendar year)					
	WW Week code (week of January 1 is week '01')					
	NNN Alphanumeric traceability code					
		Pb-free JEDEC designator for Matte Tin (Sn)				
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)				
		can be found on the outer packaging for this package.				
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will				
	be carried over to the next line, thus limiting the number of available characters for customer-specific information.					



28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimensi	Dimension Limits		NOM	MAX		
Number of Pins	N		28			
Pitch	е	0.65 BSC				
Overall Height	Α	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	с	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


> Units MILLIMETERS Dimension Limits MIN NOM MAX

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS		
Dimer	Dimension Limits		NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dir	mension Limits	MIN	NOM	MAX	
Number of Leads	N	44			
Lead Pitch	e	0.80 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7 °	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

APPENDIX A: REVISION HISTORY

Revision A (March 2007)

Original data sheet for the PIC24FJ64GA004 family of devices.

Revision B (March 2007)

Changes to Table 26-8; pacakaging diagrams updated.

NOTES:

INDEX

Α	
A/D Converter	
Characteristics	
Internal RC Accuracy	
Load Conditions	
Temperature and Voltage Specifications	
Alternate Interrupt Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)21	
Assembler	
MPASM Assembler210	
В	
Baud Rate Error Calculation (BRGH = 0) 154	
Block Diagrams	
10-Bit High-Speed A/D Converter	
16-Bit Timer1 Module117	
8-Bit Multiplexed Address and Data	
Application 170	
Accessing Program Memory with	
Table Instructions	
Addressable Parallel Slave Port 168	
Comparator I/O Operating Modes	
Comparator Voltage Reference	
Connections for On-Chip Voltage Regulator	
Device Clock	
I ² C	
Input Capture	
LCD Control	
Legacy Parallel Slave Port	
Master Mode, Demultiplexed Addressing 168	
Master Mode, Fully Multiplexed Addressing	
Master Mode, Partially Multiplexed Addressing 169	
Multiplexed Addressing Application	
Output Compare Module	
Parallel EEPROM (Up to 11-Bit Address,	
16-Bit Data)	
Parallel EEPROM (Up to 11-bit Address,	
8-Bit Data)	
Partially Multiplexed Addressing Application	
PIC24F CPU Core	
PIC24FJ64GA004 Family (General)10 PMP Module	
Program Space Visibility Operation	
Reset System	
RTCC	
Shared Port Structure	
SPI	
SPI Master, Frame Master Connection	
SPI Master, Frame Slave Connection	
SPI Master/Slave Connection	
(Enhanced Buffer Modes)	
SPI Master/Slave Connection	
(Standard Mode)	
SPI Slave, Frame Master Connection	
SPI Slave, Frame Slave Connection	
Timer2 and Timer4 (16-Bit Synchronous)	
Timer2/3 and Timer4/5 (32-Bit)	
Timer3 and Timer5 (16-Bit Asynchronous)	
UART	
Watchdog Timer (WDT) 208	

С

D

Data Memory	
Address Space	25
Width	25
Memory Map for PIC24FJ64GA004 Family	25
Near Data Space	
Organization and Alignment	
SFR Space	
Software Stack	37
DC Characteristics	224
I/O Pin Input Specifications	229
I/O Pin Output Specifications	230
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	228
Program Memory	230
Temperature and Voltage Specifications	225
Development Support	211
DISVREG Pin	207

Ε

Electrical Characteristics	223
Absolute Maximum Ratings	223
Equations	
A/D Conversion Clock Period	192
Calculating the PWM Period	128
Calculation for Maximum PWM Resolution	128
Relationship Between Device and	
SPI Clock Speed	142
UART Baud Rate with BRGH = 0	154
UART Baud Rate with BRGH = 1	154
Errata	5

F

Flash Configuration Words24, 20	01
Flash Program Memory	41
Control Registers	42
Enhanced ICSP	42
JTAG Operation	42
Operations	
Programming Algorithm	44
RTSP Operation	
Table Instructions	41
FSCM	
and Device Resets	51
Delay for Crystal and PLL Clock Sources	51
1	
1	
I/O Ports	
Parallel I/O (PIO)	
Write/Read Timing	98
I ² C	
Clock Rates14	45
Communicating as Master in a Single	
Master Environment14	43
Setting Baud Rate When Operating as	
Bus Master14	45
Slave Address Masking14	
Implemented Interrupt Vectors (table)	55
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	09
Input Capture	
Registers 12	
Input Change Notification	98
Instruction Set	
Overview21	17
Summary21	15
Inter-Integrated Circuit (I2C)14	43
Internal RC Oscillator	
Use with WDT20	08
Internet Address	51
Interrupt Control and Status Registers	56
IECx	56
IFSx	56
INTCON1, INTCON25	56
IPCx	56
Interrupt Controller	53
Interrupt Setup Procedures	85
Initialization	
Interrupt Disable	
Interrupt Service Routine (ISR)	
Trap Service Routine (TSR)	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	

L

Low-Voltage	Detection	207
-------------	-----------	-----

Μ

Memory Organization	23
Microchip Internet Web Site	251
MPLAB ASM30 Assembler, Linker, Librarian	212
MPLAB ICD 2 In-Circuit Debugger	213
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	213
MPLAB Integrated Development	
Environment Software	211
MPLAB PM3 Device Programmer	213
MPLAB REAL ICE In-Circuit Emulator System	213

Program Space	
Address Construction	
Addressing	37
Data Access from, Address Generation	
Program Verification and Code Protection	209
Programmer's Model	17
Pulse-Width Modulation Mode	128
Duty Cycle	128
Period	128

R

Reader Response	252
Register Map	
ADC	
Clock Control	
CPU Core	
CRC	
Dual Comparator	-
I ² C	
ICN	
Input Capture	
Interrupt Controller	
NVM	
Output Compare	
Pad Configuration	
Parallel Master/Slave Port	
Peripheral Pin Select	
PMD	
PORTA	
PORTB	
PORTC	
Real-Time Clock and Calendar	
SPI	-
Timer	
UART	
Registers	100
AD1CHS0 (A/D Input Select)	
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CSSL (A/D Input Scan Select)	191
AD1PCFG (A/D Port Configuration)	191
ALCFGRPT (Alarm Configuration)	
ALMINSEC (Alarm Minutes and	
Seconds Value)	179
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and	
Hours Value)	178
CLKDIV (Clock Divider)	
CMCON (Comparator Control)	
CORCON (CPU Control)	
CRCCON (CRC Control)	
CRCXOR (CRC XOR Polynomial)	182
CVRCON (Comparator Voltage	
Reference Control)	
CW1 (Flash Configuration Word 1)	
CW2 (Flash Configuration Word 2)	204
DEVID (Device ID)	205
DEVREV (Device Revision)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON (Input Capture x Control)	
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	

IEC3 (Interrupt Enable Control 3)	60
IEC4 (Interrupt Enable Control 4)	
IFS0 (Interrupt Flag Status 0)	60
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	64
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
IPC0 (Interrupt Priority Control 0)	70
IPC1 (Interrupt Priority Control 1)	71
IPC10 (Interrupt Priority Control 10)	
IPC11 (Interrupt Priority Control 11)	
IPC12 (Interrupt Priority Control 12)	
IPC15 (Interrupt Priority Control 15)	82
IPC16 (Interrupt Priority Control 16)	
IPC18 (Interrupt Priority Control 18)	
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	73
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	76
IPC7 (Interrupt Priority Control 7)	77
IPC8 (Interrupt Priority Control 8)	
IPC9 (Interrupt Priority Control 9)	
MINSEC (Minutes and Seconds Value)	177
MTHDY (Month and Day Value)	176
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	90
PADCFG1 (Pad Configuration Control) 167, 1	
PMADDR (Parallel Port Address)	65
PMAEN (Parallel Port Enable)	
PMCON (Parallel Port Control)	160
PMMODE (Parallel Port Mode)	64
PMSTAT (Parallel Port Status)	
	166
RCFGCAL (RTCC Calibration	166
RCFGCAL (RTCC Calibration	
and Configuration)	173
and Configuration)	173 48
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0)	173 48 103
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0)	173 48 103
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	173 48 103 103
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11)	173 48 103 103 106
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18)	173 48 103 103 106 107
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19)	173 48 103 103 106 107
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18)	173 48 103 103 106 107
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19)	173 48 103 103 106 107 107
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21)	173 48 103 103 106 107 107 108 108
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22)	173 48 103 103 106 107 107 108 108
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23)	173 48 103 106 107 107 108 108 109 109
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3)	173 48 103 103 106 107 107 108 108 109 109
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3)	173 48 103 103 106 107 107 108 108 109 109
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4)	173 48 103 103 106 107 107 108 108 109 109 104
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 21) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 7)	173 48 103 103 106 107 108 109 109 104 104 105
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 21) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 7) RPINR8 (Peripheral Pin Select Input 8)	173 48 103 106 107 107 108 108 109 109 104 105 105
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR22 (Peripheral Pin Select Input 21) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 7) RPINR8 (Peripheral Pin Select Input 8) RPINR9 (Peripheral Pin Select Input 9)	173 48 103 106 107 107 108 109 109 104 105 105 105
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 21) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 7) RPINR8 (Peripheral Pin Select Input 8)	173 48 103 106 107 107 108 109 109 104 105 105 105
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 7) RPINR8 (Peripheral Pin Select Input 8) RPINR9 (Peripheral Pin Select Input 9)	173 48 103 103 106 107 107 108 109 104 105 105 105 106 110
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR22 (Peripheral Pin Select Input 21) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 4) RPINR9 (Peripheral Pin Select Input 3) RPINR9 (Peripheral Pin Select Input 4) RPINR9 (Peripheral Pin Select Input 8) RPINR9 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Input 0)	173 48 103 103 106 107 107 108 108 109 104 105 105 106 110
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 8) RPINR9 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1)	173 48 103 103 106 107 108 109 109 104 105 105 105 106 110 110
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 23) RPINR4 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR7 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR9 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 10) RPOR11 (Peripheral Pin Select Output 10)	173 48 103 106 107 107 108 108 109 104 105 106 110 115 115
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR8 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12)	173 48 103 106 107 107 108 108 109 104 105 106 110 115 115 116
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR8 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12)	173 48 103 106 107 107 108 108 109 104 105 106 110 115 115 116
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 23) RPINR4 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR9 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12)	173 48 103 106 107 108 109 104 105 106 110 115 115 116
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR23 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 23) RPINR4 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR9 (Peripheral Pin Select Output 0) RPOR0 (Peripheral Pin Select Output 1) RPOR1 (Peripheral Pin Select Output 10) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12) RPOR2 (Peripheral Pin Select Output 12)	173 48 103 106 107 108 109 104 105 106 110 115 115 116 111
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR3 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR8 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12) RPOR3 (Peripheral Pin Select Output 3) RPOR3 (Peripheral Pin Select Output 4)	173 48 103 106 107 107 108 109 104 105 106 110 115 115 116 111 111
and Configuration)	173 48 103 106 107 107 108 109 104 105 106 110 115 115 116 111 111 112
and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR20 (Peripheral Pin Select Input 19) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 21) RPINR22 (Peripheral Pin Select Input 22) RPINR3 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 23) RPINR3 (Peripheral Pin Select Input 3) RPINR4 (Peripheral Pin Select Input 4) RPINR4 (Peripheral Pin Select Input 4) RPINR8 (Peripheral Pin Select Input 9) RPINR8 (Peripheral Pin Select Input 9) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR11 (Peripheral Pin Select Output 10) RPOR12 (Peripheral Pin Select Output 12) RPOR3 (Peripheral Pin Select Output 3) RPOR3 (Peripheral Pin Select Output 4)	173 48 103 106 107 107 108 109 104 105 106 110 115 115 116 111 111 112
and Configuration)	173 48 103 106 107 107 108 109 104 105 105 105 106 110 115 115 116 111 111 112 112
and Configuration)	173 48 103 106 107 107 108 109 104 105 106 110 115 115 116 111 111 112 112
and Configuration)	173 48 103 106 107 107 108 109 104 105 106 110 115 115 116 111 111 112 112 113 114

SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (ALU STATUS in CPU)	57
SR (ALU STATUS)	20
T1CON (Timer1 Control)	118
TxCON (Timer2/4 Control)	122
TyCON (Timer3/5 Control)	123
UxMODE (UARTx Mode)	156
UxRXREG (UARTx Receive)	
UxSTA (UARTx Status and Control)	
UxTXEG (UARTx Transmit)	
WKDYHR (Weekday and Hours Value)	
YEAR (Year Value)	
Reset Sequence	
Resets	
Clock Source Selection	
Device Times	
Revision History	
RTCC	
Alarm	
Configuring	
Interrupt	
ALRMVAL Register Mappings	
Calibration	
Control Registers	
Module Registers	
Mapping	
RTCVAL Register Mapping	
Write Lock	

S

Selective Peripheral Module Control	
Serial Peripheral Interface (SPI)	133
Setup for Continuous Output Pulse Generation	127
Setup for Single Output Pulse Generation	127
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	
Special Features	
Code Protection	
Flexible Configuration	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
JTAG Boundary Scan Interface	
Watchdog Timer (WDT)	
Special Function Register Reset States	51
Symbols Used in Opcode Descriptions	

т

Timer1 Module	117
Timer2/3 Module	119
Timer4/5 Module	119
Timing Diagrams	
CLKO and I/O	
External Clock	
Timing Requirements	
12-Bit A/D Conversion	
Capacitive Loading on Output Pin	
CLKO and I/O	
External Clock	
Timing Specifications	
PLL Clock	233
Tracking Mode	207

U

UART	
Baud Rate Generator (BRG) 15	54
Infrared Support15	55
IrDA	
Built-in Encoder and Decoder15	55
External Support, Clock Output	55
Operation of UxCTS and UxRTS	
Control Pins 15	55
Receiving	
8-Bit or 9-Bit Data Mode15	55
Transmitting	
8-bit Data Mode 15	55
9-Bit Data Mode15	55
Break and Sync Sequence 15	55
Universal Asynchronous Receiver	
Transmitter (UART) 15	53
v	
v	
VDDCORE/VCAP Pin 20)7
Voltage Regulator (On-Chip) 20)7
and BOR 20)8
and POR 20)7
Low-Voltage Detection (LVD) 20)7
Tracking Mode 20)7
W	
Watchdog Timer (WDT))8
Control Register	
Programming Considerations	
WWW Address	

WWW, On-Line Support 5

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
Fron	n: Name			
	Address			
	Telephone: ()	FAX: ()		
Application (optional):				
Would you like a reply?YN				
Devi	ice: PIC24FJ64GA004 Family	Literature Number: DS39881B		
Questions:				
1.	1. What are the best features of this document?			
-				
-				
2. How does this document meet your hardware and software development needs?				
-				
-				
3.	. Do you find the organization of this document easy to follow? If not, why?			
-				
1	What additions to the document do	you think would enhance the structure and subject?		
4. What additions to the document do you think would enhance the structure and subject?				
-				
5. What deletions from the document could be made without affecting the overall usefulness?		ould be made without affecting the overall usefulness?		
		<u> </u>		
-				
6.	5. Is there any incorrect or misleading information (what and where)?			
-				
-				
7. How would you improve this document?				
-				
-				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel FI Temperature Rar		 Examples: a) PIC24FJ32GA002-I/ML: General purpose PIC24F, 32-Kbyte program memory, 28-pin, Industrial temp., QFN package. b) PIC24FJ64GA004-I/PT: General purpose PIC24F, 64-Kbyte program memory, 44-pin, Industrial temp., TQFP package.
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	FJ = Flash program memory	
Product Group	GA0 = General purpose microcontrollers	
Pin Count	02 = 28-pin 04 = 44-pin	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package	$\begin{array}{rcl} SP &=& SPDIP\\ SO &=& SOIC\\ SS &=& SSOP\\ ML &=& QFN\\ PT &=& TQFP \end{array}$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820