

PIC16F630/676 Data Sheet 14-Pin FLASH-Based 8-Bit CMOS Microcontrollers

Note the following details of the code protection feature on Microchip devices:

Microchip prod cts meet the specification contained in their partic lar Microchip Data Sheet.

Microchip belie es that its famil of prod cts is one of the most sec re families of its kind on the market toda, hen sed in the intended manner and nder normal conditions.

There are dishonest and possibl illegal methods sed to breach the code protection feat re. All of these methods, to o r kno ledge, req ire sing the Microchip prod cts in a manner o tside the operating specifications contained in Microchip s Data Sheets. Most likel, the person doing so is engaged in theft of intellect al propert.

Microchip is illing to ork ith the c stomer ho is concerned abo t the integrit of their code.

Neither Microchip nor an other semicond ctor man fact rer can g arantee the sec rit of their code. Code protection does not mean that e are g aranteeing the prod ct as nbreakable.

Code protection is constant e ol ing. We at Microchip are committed to contin o sl impro ing the code protection feat res of o r prod cts. Attempts to break microchip's code protection feat re ma be a iolation of the Digital Millenni m Cop right Act. If s ch acts allo na thori ed access to o r soft are or other cop righted ork, o ma ha e a right to s e for relief nder that Act.

Information contained in this p blication regarding de ice applications and the like is intended thro gh s ggestion onl and ma be s perseded b pdates. It is o r responsibilit to ens re that o r application meets ith o r specifications. No representation or arrant is gi en and no liabilit is ass med b Microchip Technolog Incorporated ith respect to the acc rac or se of s ch information, or infringement of patents or other intellect al propert rights arising from s ch se or other ise. Use of Microchip's prod cts as critical components in life s pport s stems is not a thori ed e cept ith e press ritten appro al b Microchip. No licenses are con e ed, implicitl or other ise, nder an intellect al propert rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and Po erSmart are registered trademarks of Microchip Technolog Incorporated in the U.S.A. and other contries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Sol tions Compan are registered trademarks of Microchip Technolog Incorporated in the U.S.A.

Acc ron, dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, Fle ROM, f LAB, In-Circ it Serial Programming, ICSP, ICEPIC, microPort, Migratable Memor , MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, Po erCal, Po erInfo, Po erTool, rfPIC, rfLAB, Select Mode, SmartSensor, SmartSh nt, SmartTel and Total End rance are trademarks of Microchip Technolog Incorporated in the U.S.A. and other co ntries.

Seriali ed Q ick T rn Programming (SQTP) is a ser ice mark of Microchip Technolog Incorporated in the U.S.A.

All other trademarks mentioned herein are propert of their respecti e companies.

2003, Microchip Technolog Incorporated, Printed in the U.S.A., All Rights Reser ed.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.





14-Pin FLASH-Based 8-Bit CMOS Microcontroller

High Performance RISC CPU:

- Only 35 instructions to learn
 - All single cycle instructions except branches
- · Operating speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- · Interrupt capability
- 8-level deep hardware stack
- · Direct, Indirect, and Relative Addressing modes

Special Microcontroller Features:

- · Internal and external oscillator options
 - Precision Internal 4 MHz oscillator factory calibrated to $\pm 1\%$
 - External Oscillator support for crystals and resonators
 - 5 μs wake-up from SLEEP, 3.0V, typical
- · Power saving SLEEP mode
- Wide operating voltage range 2.0V to 5.5V
- Industrial and Extended temperature range
- Low power Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Detect (BOD)
- Watchdog Timer (WDT) with independent oscillator for reliable operation
- Multiplexed MCLR/Input-pin
- Interrupt-on-pin change
- Individual programmable weak pull-ups
- · Programmable code protection
- High Endurance FLASH/EEPROM Cell
 - 100,000 write FLASH endurance
 - 1,000,000 write EEPROM endurance
 - FLASH/Data EEPROM Retention: > 40 years

Low Power Features:

- Standby Current:
 - 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
 - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current
 - 300 nA @ 2.0V, typical
- Timer1 oscillator current:
 - 4 μA @ 32 kHz, 2.0V, typical

Peripheral Features:

- · 12 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- Analog comparator module with:
 - One analog comparator
 - Programmable on-chip comparator voltage reference (CVREF) module
 - Programmable input multiplexing from device inputs
 - Comparator output is externally accessible
- · Analog-to-Digital Converter module (PIC16F676):
 - 10-bit resolution
 - Programmable 8-channel input
 - Voltage reference input
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Device	Program Memory	Data M	Data Memory		10-bit A/D	Comparators	Timers	
Device	FLASH (words)	SRAM (bytes)	EEPROM (bytes)	I/O	(ch)	Comparators	8/16-bit	
PIC16F630	1024	64	128	12		1	1/1	
PIC16F676	1024	64	128	12	8	1	1/1	

Pin Diagrams




Table of Contents

1.0	De ice O er ie	
2.0	Memor Organi ation	7
3.0	Ports A and C	19
4.0	Timer0 Mod le	29
5.0	Timer1 Mod le ith Gate Control	. 32
6.0	Comparator Mod le	37
7.0	Analog-to-Digital Con erter (A/D) Mod le (PIC16F676 onl)	43
8.0	Data EEPROM Memor	
9.0	Special Feat res of the CPU	53
10.0	Instr ction Set S mmar	71
11.0	De elopment S pport	79
12.0	Electrical Specifications	85
13.0	DC and AC Characteristics Graphs and Tables	107
14.0	Packaging Information	117
Apper	ndi A: Data Sheet Re ision Histor	121
Apper	ndi B: De ice Differences	121
	ndi C: De ice Migrations	
Apper	ndi D: Migrating from other PICmicro [®] De ices	122
Inde		123
On-Li	ne S pport	127
S ste	ms Information and Upgrade Hot Line	127
Read	er Response	128
Prod	ct Identification S stem	129

TO OUR VALUED CUSTOMERS

It is o r intention to provide o r all edic stomers it the best doc mentation possible to ensire s ccessf I se of o r Microchip prodicts. To this end, e ill continie to improve o r p blications to better s it o r needs. O r p blications ill be refined and enhanced as ne olimes and pdates are introdiced.

If o ha e an q estions or comments regarding this p blication, please contact the Marketing Comm nications Department ia E-mail at **docerrors@mail.microchip.com** or fa the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We elcome o r feedback.

Most Current Data Sheet

To obtain the most p-to-date ersion of this data sheet, please register at o r World ide Web site at:

http:// .microchip.com

Yo can determine the ersion of a data sheet b e amining its literat re n mber fo nd on the bottom o tside corner of an page. The last character of the literat re n mber is the ersion n mber, (e.g., DS30000A is ersion A of doc ment DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended orkaro nds, ma e ist for c rrent de ices. As de ice/doc mentation iss es become kno n to s, e ill p blish an errata sheet. The errata ill specif the re ision of silicon and re ision of doc ment to hich it applies.

To determine if an errata sheet e ists for a partic lar de ice, please check ith one of the follo ing:

Microchip's World ide Web site; http:// .microchip.com

Yo r local Microchip sales office (see last page)

The Microchip Corporate Literat re Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literat re center, please specif hich de ice, re ision of silicon and data sheet (incl de literat re n mber) o are sing.

Customer Notification System

Register on o r eb site at www.microchip.com/cn to recei e the most c rrent information on all of o r prod cts.

NOTES:

TABLE 1-1: PIC16F630/676 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description		
RA0/AN0/CIN+/ICSPDAT	RA0	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and		
				Interrupt-on-change		
	AN0	AN	—	A/D Channel 0 input		
	CIN+	AN		Comparator input		
	ICSPDAT	TTL	CMOS	Serial Programming Data I/O		
RA1/AN1/CIN-/VREF/ ICSPCLK	RA1	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and Interrupt-on-change		
	AN1	AN	_	A/D Channel 1 input		
	CIN-	AN		Comparator input		
	VREF	AN	_	External Voltage reference		
	ICSPCLK	ST	_	Serial Programming Clock		
RA2/AN2/COUT/T0CKI/INT	RA2	ST	CMOS	Bi-directional I/O w/ programmable pull-up and Interrupt-on-change		
	AN2	AN	_	A/D Channel 2 input		
	COUT	_	CMOS	Comparator output		
	TOCKI	ST		Timer0 clock input		
	INT	ST		External Interrupt		
RA3/MCLR/Vpp	RA3	TTL		Input port with Interrupt-on-change		
	MCLR	ST	_	Master Clear		
	VPP	HV	_	Programming voltage		
RA4/T1G/AN3/OSC2/ CLKOUT	RA4	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and Interrupt-on-change		
	T1G	ST	_	Timer1 gate		
	AN3	AN3		A/D Channel 3 input		
	OSC2	_	XTAL	Crystal/Resonator		
	CLKOUT	_	CMOS	Fosc/4 output		
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and Interrupt-on-change		
	T1CKI	ST		Timer1 clock		
	OSC1	XTAL	_	Crystal/Resonator		
	CLKIN	ST	_	External clock input/RC oscillator connection		
RC0/AN4	RC0	TTL	CMOS	Bi-directional I/O		
	AN4	AN4	_	A/D Channel 4 input		
RC1/AN5	RC1	TTL	CMOS	Bi-directional I/O		
	AN5	AN5	_	A/D Channel 5 input		
RC2/AN6	RC2	TTL	CMOS	Bi-directional I/O		
	AN6	AN6	_	A/D Channel 6 input		
RC3/AN7	RC3	TTL	CMOS	Bi-directional I/O		
	AN7	AN7	_	A/D Channel 7 input		
RC4	RC4	TTL	CMOS	Bi-directional I/O		
RC5	RC5	TTL	CMOS	Bi-directional I/O		
Vss	Vss	Power		Ground reference		
		1 0 1 0 1	1			

Legend: Shade = PIC16F676 only

TTL = TTL input buffer


ST = Schmitt Trigger input buffer

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F630/676 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC16F630/676 devices is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 1K x 14 space. The RESET vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F630/676



2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose registers and the Special Function registers. The Special Function registers are located in the first 32 locations of each bank. Register locations 20h-5Fh are General Purpose registers, implemented as static RAM and are mapped across both banks. All other RAM is unimplemented and returns '0' when read. RP0 (STATUS<5>) is the bank select bit.

- RP0 = 0 Bank 0 is selected
- RP0 = 1 Bank 1 is selected

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64×8 in the PIC16F630/676 devices. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F630/676

	THE	PIC16F630/676			
	File Address	A	File ddress		
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h		
TMR0	01h	OPTION REG	81h		
PCL	02h	PCL	82h		
STATUS	03h	STATUS	83h		
FSR	04h	FSR	84h		
PORTA	05h	TRISA	85h		
	06h		86h		
PORTC	07h	TRISC	87h		
	08h		88h		
	09h		89h		
PCLATH	0Ah	PCLATH	8Ah		
INTCON	0Bh	INTCON	8Bh		
PIR1	0Ch	PIE1	8Ch		
	0Dh		8Dh		
TMR1L	0Eh	PCON	8Eh		
TMR1H	0Fh		8Fh		
T1CON	10h	OSCCAL	90h		
	11h	ANSEL ⁽²⁾	91h		
	12h	THOLE	92h		
	13h		93h		
	14h		94h		
	15h	WPUA	95h		
	16h	IOCA	96h		
	17h	100/1	97h		
	18h		98h		
CMCON	19h	VRCON	99h		
ONICON	1Ah	EEDAT	9Ah		
	1Bh	EEADR	9Bh		
	1Ch	EECON1	9Ch		
	1Dh	EECON2 ⁽¹⁾	9Dh		
ADRESH ⁽²⁾	1Eh	ADRESL ⁽²⁾	9Eh		
ADCON0 ⁽²⁾	1Fh	ADCON1 ⁽²⁾	9Fh		
Aboont	20h	Abooint	A0h		
General P rpose Registers 64 B tes		accesses 20h-5Fh			
	5Fh		DFh		
	60h		E0h		
	7Fh		FFh		
Bank 0		Bank 1			
 Unimplemented data memor locations, read as 0. 1: Not a ph sical register. 2: PIC16F676 onl . 					

TABLE 2-1:	PIC16F630/676 SPECIAL	REGISTERS SUMMARY BANK 0

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 0											
00h	INDF	Addressing	this location	uses content	ts of FSR to a	address data	memory (not	a physical re	gister)	XXXX XXXX	18,61
01h	TMR0	Timer0 Mod	dule's Registe	er						XXXX XXXX	29
02h	PCL	Program Co	ounter's (PC)	Least Signifi	cant Byte					0000 0000	17
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	11
04h	FSR	Indirect data	a memory ad	dress pointer	r					xxxx xxxx	18
05h	PORTA	_	_	I/O Control	Registers					xx xxxx	19
06h	_	Unimpleme	nted	1						_	_
07h	PORTC	_	_	I/O Control	Registers					xx xxxx	26
08h	_	Unimpleme	nted							_	_
09h	_	Unimplemented					_	_			
0Ah	PCLATH	- ·	_	_	Write buffer	for upper 5 b	oits of progra	m counter		0 0000	17
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	13
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	_	TMR1IF	00 00	15
0Dh	_	Unimpleme	nted					<u> </u>		—	-
0Eh	TMR1L	Holding reg	Holding register for the Least Significant Byte of the 16-bit TMR1							XXXX XXXX	32
0Fh	TMR1H	Holding reg	Holding register for the Most Significant Byte of the 16-bit TMR1							XXXX XXXX	32
10h	T1CON	_	T1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	34
11h	_	Unimpleme	nted							-	_
12h	1 <u> </u>	Unimpleme	nted							_	_
13h	—	Unimpleme	nted							_	_
14h	_	Unimpleme	nted							_	_
15h	—	Unimpleme	nted							-	-
16h	—	Unimpleme	nted							—	-
17h	—	Unimpleme	nted							—	-
18h	—	Unimpleme	nted							—	-
19h	CMCON	—	COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	37
1Ah	_	Unimpleme	nted							_	_
1Bh		Unimpleme								_	-
1Ch	_	Unimpleme								-	-
1Dh	—	Unimpleme								-	-
1Eh	ADRESH ⁽³⁾	Most Signifi	icant 8 bits o	f the left shift	ed A/D result	or 2 bits of ri	ght shifted re	sult		XXXX XXXX	44
1Fh	ADCON0 ⁽³⁾	ADFM	VCFG	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0 0000	45,61

— = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition shaded = unimplemented Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during normal operation. IRP & RP1 bits are reserved, always maintain these bits clear. PIC16F676 only. Legend: Note 1:

2: 3:

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 1											
80h	INDF	Addressing	this location	uses content	ts of FSR to a	address data	memory (not	a physical re	egister)	xxxx xxxx	18,61
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	12,30
82h	PCL	Program Co	ounter's (PC)	Least Signifi	cant Byte		1			0000 0000	17
83h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	11
84h	FSR		a memory ad			–			-	xxxx xxxx	18
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	19
86h	_	Unimpleme	nted		•					_	_
87h	TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	_
88h	—	Unimpleme	nted							_	-
89h	—	Unimpleme	nted							-	_
8Ah	PCLATH			_	Write buffer	for upper 5 b	oits of progra	m counter		0 0000	17
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	13
8Ch	PIE1	EEIE	ADIE	_	_	CMIE		_	TMR1IE	00 00	14
8Dh	—	Unimpleme	nted	-		-		-	-	-	-
8Eh	PCON	_	_	_	_	_	_	POR	BOD	dd	16
8Fh	—									_	
90h	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_	1000 00	16
91h	ANSEL ⁽³⁾	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	46
92h	—	Unimpleme	nted	•	•	•		•	•	_	_
93h	—	Unimpleme	nted							_	_
94h	—	Unimpleme	nted							-	-
95h	WPUA			WPUA5	WPUA4	—	WPUA2	WPUA1	WPUA0	11 -111	20
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	21
97h	_	Unimpleme	nted		•	•		•	•	-	_
98h	—	Unimpleme	nted							_	-
99h	VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	42
9Ah	EEDAT	EEPROM d	ata register							0000 0000	49
9Bh	EEADR	_	EEPROM a	ddress regist	ter					0000 0000	49
9Ch	EECON1	_	—	_	_	WRERR	WREN	WR	RD	x000	50
9Dh	EECON2	EEPROM c	ontrol registe	r 2 (not a phy	ysical registe	r)					49
9Eh	ADRESL ⁽³⁾	Least Signif	icant 2 bits o	f the left shift	ed result or 8	bits of the ri	ght shifted re	sult		xxxx xxxx	44
9Fh	ADCON1 ⁽³⁾	_	ADCS2	ADCS1	ADCS0	—	—	—	—	-000	45,61

PIC16F630/676 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1 **TABLE 2-2:**

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
 Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during normal operation.
 IRP & RP1 bits are reserved, always maintain these bits clear.
 PIC16F676 only.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the RESET status

the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bits. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC16F630/676 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1:	STATUS — STATUS REGISTER (ADDRESS: 03h OR 83h)

	Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7	IRP: This b	oit is reserve	d and shoul	d be mainta	ined as '0'					
bit 6	RP1: This	bit is reserve	ed and shou	ld be mainta	ined as '0'					
bit 5	-	RP0: Register Bank Select bit (used for direct addressing) 1 = Bank 1 (80h - FFh)								
	0 = Bank 0	(00h - 7Fh)								
bit 4	TO: Time-o									
	1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred									
bit 3	PD: Power	-down bit								
	•	ower-up or b cution of the	•		n					
bit 2	Z: Zero bit									
		sult of an ari sult of an ari		•)				
bit 1	DC: Digit c	arry/borrow	bit (Addwf, 2	ADDLW,SUB	lw,subwfi	nstructions)				
		, the polarity								
	•	-out from the				rred				
L:1 0		ry-out from t				······				
bit 0	,	orrow bit (AD -out from the	,			,				
		ry-out from t								
	Note:	For borrow	the polarity	is reversed.	A subtracti	on is execut	•	-		
		•		•		e (RRF, RLF) e source reg		s, uns dil IS		

Legend:			
R = Readable bit	R = Readable bit W = Writable bit		bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External RA2/INT interrupt
- TMR0
- Weak pull-ups on PORTA

REGISTER 2-2: OPTION_REG — OPTION REGISTER (ADDRESS: 81h)

1 PS0 bit 0
bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (OPTION<3>). See Section 4.4.

2.2.2.3 **INTCON Register**

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON — INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF
	bit 7							bit 0
bit 7		I Interrupt E						
		s all unmas es all interru	ked interrupt pts	IS				
bit 6			upt Enable I					
			ked periphei eral interrup	ral interrupts ts	1			
bit 5			Interrupt Ena	able bit				
		s the TMR0 es the TMR0						
bit 4			al Interrupt E					
			NT external NT external					
bit 3			errupt Enab					
			A change in A change ir					
bit 2			Interrupt Fla					
			overflowed not overflow	(must be cle	ared in soft	ware)		
bit 1			al Interrupt F					
			•	t occurred (n t did not occ		red in softwa	are)	
bit 0	RAIF: Port	Change Int	errupt Flag b	oit				
				TA <5:0> pin		state (must b	be cleared in	software)
	0 = None c	of the POR D	4 <5:0> pins	s have chang	jed state			
	Note 1:	IOCA regis	ter must als	o be enable	d.			
	2:			ner0 rolls ov aring T0IF b		s unchanged	I on RESET	and should
	Levendu							
	Legend:							

W = Writable bit

'1' = Bit is set

R = Readable bit

- n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1 — PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0		
	EEIE	ADIE	—	—	CMIE	—	_	TMR1IE		
	bit 7							bit 0		
bit 7		Write Comple								
		s the EE wri es the EE wr	•	•						
bit 6				•	16F676 only)				
		s the A/D co	•	•	· · · · · · · · · · · · · · · · · · ·	/				
	0 = Disable	es the A/D co	onverter inte	errupt						
bit 5-4	Unimplem	Unimplemented: Read as '0'								
bit 3		CMIE: Comparator Interrupt Enable bit								
		 Enables the comparator interrupt Disables the comparator interrupt 								
bit 2-1	Unimplemented: Read as '0'									
bit 0	•	MR1 Overflo		Enable bit						
		s the TMR1	•							
	0 = Disable	0 = Disables the TMR1 overflow interrupt								
	Legend:									
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as	'0'		
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	inknown		

2.2.2.5 PIR1 Register

bit

bit

bit bit

bit bit

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

- n = Value at POR

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 — PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
	EEIF	ADIF		_	CMIF	_	—	TMR1IF	
	bit 7							bit 0	
t 7		ROM Write				wara)			
		ite operation	•	•		,			
t 6	ADIF: A/D	Converter Ir	terrupt Flag	bit (PIC16F	- 676 only)				
		D conversion		•	cleared in so	ftware)			
		D conversior		plete					
t 5-4	Unimplem	ented: Read	l as '0'						
t 3		nparator Inte			a a ward in a aff				
	•	arator input h arator input h	-	•	eared in sol	ware)			
t 2-1	Unimplemented: Read as '0'								
t 0	TMR1IF: TMR1 Overflow Interrupt Flag bit								
	1 = TMR1 register overflowed (must be cleared in software)								
	0 = TMR1	register did I	not overflow						
	Legend:								
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'	

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

2.2.2.6 PCON Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON Register bits are shown in Register 2-6.

REGISTER 2-6: PCON — POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
	_	—	_	_	_	POR	BOD
bit 7							bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR:** Power-on Reset STATUS bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- $\ensuremath{\mathtt{1}}$ = No Brown-out Detect occurred
- 0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.7 OSCCAL Register

bit 7-2

bit 1-0

The Oscillator Calibration register (OSCCAL) is used to calibrate the internal 4 MHz oscillator. It contains 6 bits to adjust the frequency up or down to achieve 4 MHz.

The OSCCAL register bits are shown in Register 2-7.


REGISTER 2-7: OSCCAL—INTERNALOSCILLATORCALIBRATIONREGISTER(ADDRESS:90h)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_			
bit 7 bit 0										
CAL5:CAL0: 6-bit Signed Oscillator Calibration bits 111111 = Maximum frequency 100000 = Center frequency										
000000 = Minimum frequency Unimplemented: Read as '0'										
Legend:										
R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as '	·0'			
- n = Value	at POR	'1' = Bi	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

2.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *"Implementing a Table Read"* (AN556).

2.3.2 STACK

The PIC16F630/676 family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	; inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
CONTINUE			;yes continue

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING PIC16F630/676



3.0 PORTS A AND C

There are as many as twelve general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Note:	Additional information on I/O ports may be
	found in the PICmicro™ Mid-Range Refer-
	ence Manual, (DS33023)

3.1 PORTA and the TRISA Registers

PORTA is an 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 3-1 shows how to initialize PORTA.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch. RA3 reads '0' when MCLREN = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA

register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL (9Fh) and CMCON (19h)						
	registers must be initialized to configure an						
	analog channel as a digital input. Pins						
	configured as analog inputs will read '0'.						
	The ANSEL register is defined for the						
	PIC16F676.						

EXAMPLE 3-1: INITIALIZING PORTA

ank 0 nit PORTA et RA<2:0> to igital I/0
et RA<2:0> to
igital I/O
ank 1
igital I/O
et RA<3:2> as inputs
nd set RA<5:4,1:0>
s outputs
ank O

3.2 Additional Pin Functions

Every PORTA pin on the PIC16F630/676 has an interrupt-on-change option and every PORTA pin, except RA3, has a weak pull-up option. The next two sections describe these functions.

3.2.1 WEAK PULL-UP

Each of the PORTA pins, except RA3, has an individually configurable weak internal pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 3-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RAPU bit (OPTION<7>).

R/W-x U-0 R/W-x R/W-x R/W-x U-0 R/W-x R/W-x RA5 RA4 RA3 RA2 RA1 RA0 bit 7 bit 0 bit 7-6: Unimplemented: Read as '0' PORTA<5:0>: PORTA I/O pin bit 5-0: 1 = Port pin is >VIH0 = Port pin is <VIL Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 3-1: PORTA — PORTA REGISTER (ADDRESS: 05h)

REGISTER 3-2:	TRISA — PORTA TRISTATE REGISTER (ADDRESS: 85h)	

	U-0	U-0	R/W-x	R/W-x	R-1	R/W-x	R/W-x	R/W-x
	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
I	oit 7							bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: TRISA<5:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

Note: TRISA<3> always reads 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-3: WPUA — WEAK PULL-UP REGISTER (ADDRESS: 95h)

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
_	—	WPUA5	WPUA4	—	WPUA2	WPUA1	WPUA0
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

- bit 5-4 WPUA<5:4>: Weak Pull-up Register bit
 - 1 = Pull-up enabled

0 = Pull-up disabled

- bit 3 Unimplemented: Read as '0'
- bit 2-0 WPUA<2:0>: Weak Pull-up Register bit
 - 1 = Pull-up enabled
 - 0 = Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.2.2 INTERRUPT-ON-CHANGE

Each of the PORTA pins is individually configurable as an interrupt-on-change pin. Control bits IOCAx enable or disable the interrupt function for each pin. Refer to Register 3-4. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set, the PORTA Change Interrupt flag bit (RAIF) in the INTCON register. This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTA. This will end the mismatch condition.
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.

REGISTER 3-4: IOCA — INTERRUPT-ON-CHANGE PORTA REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCA<5:0>: Interrupt-on-Change PORTA Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note: Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.2.3 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

3.2.3.1 RA0/AN0/CIN+

Figure 3-1 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- an analog input to the comparator

3.2.3.2 RA1/AN1/CIN-/VREF

Figure 3-1 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:

- as a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- an analog input to the comparator
- a voltage reference input for the A/D (PIC16F676 only)

FIGURE 3-1: BLOCK DIAGRAM OF RA0 AND RA1 PINS



3.2.3.3 RA2/AN2/T0CKI/INT/COUT

Figure 3-2 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- a digital output from the comparator
- the clock input for TMR0
- an external edge triggered interrupt

FIGURE 3-2: **BLOCK DIAGRAM OF RA2** Analog Data Bus Input Mode Q D Vdd WR CK Q Weak WPUA RAPU RD WPUA Analog Input Mode COUT Enable Vdd Q D +WR СК Q COUT PORTA 1 \times 0 I/O pin Д Q D WR **∀** Vss СК Q TRIS Analog Input Mode RD 6 TRISA RD PORTA Q п D Q WR CK Q IOCA EN• RD IOCA D Q EN Interrupt-on-Change **RD PORTA** To TMR0 To INT To A/D Converter


3.2.3.4 RA3/MCLR/VPP

Figure 3-3 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- · a general purpose input
- as Master Clear Reset



BLOCK DIAGRAM OF RA3




3.2.3.5 RA4/AN3/T1G/OSC2/CLK

Figure 3-4 shows the diagram for this pin. is configurable to function as one of the fol

- a general purpose I/O
- an analog input for the A/D (PIC16F676
- a TMR1 gate input
- a crystal/resonator connection
- · a clock output

FIGURE 3-4: BLOCK DIAGRA



RA5/T1CKI/OSC1/CLKIN

shows the diagram for this pin. The RA5 pin ble to function as one of the following:

l purpose I/O

clock input

resonator connection

iput -**5**:

BLOCK DIAGRAM OF RA5

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	PORTA		—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000u
19h	CMCON	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
91h	ANSEL ⁽¹⁾	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
95h	WPUA	_	_	WPUA5	WPUA4	—	WPUA2	WPUA1	WPUA0	11 -111	11 -111
96h	IOCA	_	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000

TABLE 3-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Note 1: PIC16F676 onl

Legend: x = nkno n, u = nchanged, - = nimplemented locations read as 0. Shaded cells are not sed b PORTA.

3.3 PORTC

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to A/D converter. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

Note: The ANSEL register (9Fh) must be clear to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC16F676.

EXAMPLE 3-2: **INITIALIZING PORTC**


bcf	STATUS, RPO	;Bank 0
clrf	PORTC	;Init PORTC
bsf	STATUS, RPO	;Bank 1
clrf	ANSEL	;digital I/O
movlw	0Ch	;Set RC<3:2> as inputs
movwf	TRISC	;and set RC<5:4,1:0>
		;as outputs
bcf	STATUS, RPO	;Bank 0

RC0/AN4, RC1/AN5, RC2/AN6, RC3/ 3.3.1 AN7

The RC0/RC1/RC2/RC3 pins are configurable to function as one of the following:

- · a general purpose I/O
- · an analog input for the A/D Converter (PIC16F676 only)


FIGURE 3-6: **BLOCK DIAGRAM OF** RC0/RC1/RC2/RC3 PINs




3.3.2 RC4 AND RC5

The RC4 and RC5 pins are configurable to function as a general purpose I/Os.







REGISTER 3-5:	PORTC —	PORTC R	EGISTER	(ADDRES	S: 07h)						
	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
	_	_	RC5	RC4	RC3	RC2	RC1	RC0			
	bit 7		1	1			1	bit 0			
bit 7-6:	Unimplem	ented: Rea	d as '0'								
bit 5-0:	PORTC<5:	0> : Genera	I Purpose I/0	O pin							
	1 = Port pir 0 = Port pir										
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unimplemented bit, read as '0'			'0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown			
REGISTER 3-6:	TRISC — I	PORTC TR	RISTATE R	EGISTER	(ADDRES	6: 87h)					
	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
			TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0			
	bit 7				I			bit 0			
bit 7-6:	Unimplem	ented: Rea	d as '0'								
bit 5-0:	TRISC<5:0	TRISC<5:0>: PORTC Tri-State Control bit									
			ured as an ir ured as an o	nput (tri-state utput	ed)						
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unimplemented		bit, read as	'0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown			

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
07h	PORTC		_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu
87h	TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
91h	ANSEL ⁽¹⁾	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111

Note 1: PIC16F676 onl .

Legend: x = unknown, u = nchanged, - = nimplemented locations read as 0. Shaded cells are not sed b PORTC.

NOTES:

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:		information			
	module is a	available in the	e Pl0	Cmicro	o™ Mid-
	Range Ref	erence Manua	al, (C)S330	023).

4.1 Timer0 Operation

Timer mode is selected by clearing the T0CS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting the T0CS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin RA2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the T0SE bit selects the rising edge.

Note:	Counter mode has specific external clock requirements. Additional information on
	these requirements is available in the
	PICmicro [™] Mid-Range Reference
	Manual, (DS33023).

4.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module Interrupt Service Routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut-off during SLEEP.





4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note:	The ANSEL (9Fh) and CMCON (19h)								
	registers must be initialized to configure an								
	analog channel as a digital input. Pins								
	configured as analog inputs will read '0'.								
	The ANSEL register is defined for the								
	PIC16F676.								

REGISTER 4-1: OPTION_REG — OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	
	bit 7							bit 0	
bit 7			p Enable bit re disabled						
				oy individual	port latch va	lues			
bit 6			ge Select bi						
	1 = Interru	pt on rising	edge of RA	2/INT pin					
			edge of RA						
bit 5		R0 Clock S ion on RA2	ource Selec	t bit					
			n cycle clock	(CLKOUT)					
bit 4			Edge Select	· /					
	1 = Increm	ent on high	-to-low trans	sition on RA2					
			-	sition on RA2	2/T0CKI pin				
bit 3		caler Assig	nment bit ned to the V						
		-		imer0 module	Э				
bit 2-0	PS2:PS0:	Prescaler F	Rate Select I	oits					
	I	Bit Value	TMR0 Rate	WDT Rate					
	-	000	1:2	1:1					
		001	1:4	1:2					
		010	1:8	1:4					
		011 100	1 : 16 1 : 32	1:8 1:16					
		101	1:64	1:32					
	111 1:256 1:128								
]	
	Legend:								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS2:PS0 bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

4.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 4-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 4-1: CHANGING PRESCALER (TIMER0→WDT)

bcf	STATUS, RPO	;Bank 0
cl d		;Clea WDT
cl f	TMR0	;Clea TMR0 and
		; p e cale
b f	STATUS, RPO	;Bank 1
mo l	b'00101111'	;Req i ed if de i ed
mo f	OPTION_REG	; PS2:PS0 i
cl d		; 000 0 001
		;
mo l	b'00101 '	;Se po cale o
mo f	OPTION_REG	; de i ed WDT a e
bcf	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 4-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 4-2: CHANGING PRESCALER (WDT→TIMER0)

cl d		;Clea WDT and
b f	STATUS, RPO	; po cale ;Bank 1
mo l	b' 0 '	;Selec TMRO, ; p e cale, and ; clock o. ce
mo f bcf	OPTION_REG STATUS,RP0	;

TABLE 4-1:REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
01h	TMR0	Timer0 M	Timer0 Mod le Register								
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000,
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: = Unimplemented locations, read as '0', u = nchanged, x = nkno n. Shaded cells are not sed b the Timer0 mod le.

5.0 TIMER1 MODULE WITH GATE CONTROL


The PIC16F630/676 devices have a 16-bit timer. Figure 5-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- · Readable and writable
- Internal or external clock selection
- · Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input (T1G)
- · Optional LP oscillator

FIGURE 5-1: TIMER1 BLOCK DIAGRAM

The Timer1 Control register (T1CON), shown in Register 5-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note: Additional information on timer modules is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).



5.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- · 16-bit asynchronous counter

FIGURE 5-2:

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the $\overline{T1G}$ input.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be						
	registered by the counter prior to the first						
	incrementing rising edge.						

TIMER1 INCREMENTING EDGE

5.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt Enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).

The interrupt is cleared by clearing the TMR1IF in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

5.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4, or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

T1CKI = 1 hen TMR1 Enabled T1CKI = 0 hen TMR1 Enabled Note 1: Arro s indicate co nter increments. 2: In Co nter mode, a falling edge m st be registered b the co nter prior to the first incrementing rising edge of the clock.

STER 5-1: T1CON — TIMER1 CONTROL REGISTER (ADDRESS: 10h)										
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
	bit 7							bit 0		
bit 7	Unimplem	ented: Rea	nd as '0'							
bit 6	-	Unimplemented: Read as '0' TMR1GE: Timer1 Gate Enable bit								
2.1.0	If TMR10N	= 0:								
	This bit is ig	-								
	<u>If TMR1ON</u> 1 = Timer1		<u>-</u> S pin is low							
	0 = Timer1		- -							
bit 5-4				ut Clock Pres	scale Select I	bits				
	11 = 1:8 Pr 10 = 1:4 Pr									
	01 = 1:2 Pr									
	00 = 1:1 Pr	escale Valu	Je							
bit 3			tor Enable (
			abled for Tir	<u>ator is active</u> ner1 clock	<u>;.</u>					
	0 = LP osci	llator is off								
	<u>Else:</u> This bit is ig	nored								
bit 2			ernal Clock I	nout Synchr	onization Co	ntrol bit				
5112	<u> TMR1CS =</u>	<u>1:</u>								
		1 = Do not synchronize external clock input								
		0 = Synchronize external clock input TMR1CS = 0:								
			ner1 uses th	e internal clo	ock.					
bit 1			ck Source S							
	1 = Externa 0 = Internal			TCKI pin (on	the rising ed	ige)				
bit 0	TMR10N:	`	,							
	1 = Enables									
	0 = Stops T	imer1								
	Legend:									
	R = Readal	ble bit	W = V	Vritable bit	U = Unim	plemented	bit, read as	'0'		
	- n = Value		·4· _ F	Bit is set	101 511	s cleared	x = Bit is u			

REGISTER 5-1: T1CON — TIMER1 CONTROL REGISTER (ADDRESS: 10h)

5.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.4.1).

Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC16F676.

5.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

5.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 32 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 9-2 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

5.6 Timer1 Operation During SLEEP

Timer1 can only operate during SLEEP when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine on an overflow.

									-	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000.
PIR1	EEIF	ADIF			CMIF			TMR1IF	00 00	00 00
TMR1L	Holding	g Register f	or the Least	t Significant	B te of the	16-bit TM	R1 Registe	r		
TMR1H	Holding	g Register f	or the Most	Significant	B te of the	16-bit TMF	R1 Register			
T1CON		TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	
PIE1	EEIE	ADIE			CMIE			TMR1IE	00 00	00 00
	INTCON PIR1 TMR1L TMR1H T1CON	INTCON GIE PIR1 EEIF TMR1L Holding TMR1H Holding T1CON	INTCON GIE PEIE PIR1 EEIF ADIF TMR1L Holding Register f TMR1H Holding Register f T1CON TMR1GE	INTCON GIE PEIE T0IE PIR1 EEIF ADIF TMR1L Holding Register for the Least TMR1H Holding Register for the Most T1CON TMR1GE	INTCON GIE PEIE TOIE INTE PIR1 EEIF ADIF INTE TMR1L Holding Register for the Least Significant TMR1H Holding Register for the Most Significant T1CON TMR1GE T1CKPS1	INTCON GIE PEIE TOIE INTE RAIE PIR1 EEIF ADIF CMIF CMIF TMR1L Holding Register for the Least Significant B te of the TMR1H Holding Register for the Most Significant B te of the T1CON TMR1GE T1CKPS1 T10CKPS0	INTCON GIE PEIE TOIE INTE RAIE TOIF PIR1 EEIF ADIF Image: Complexity of the complexi	INTCON GIE PEIE TOIE INTE RAIE TOIF INTF PIR1 EEIF ADIF Image: Composition of the com	INTCONGIEPEIETOIEINTERAIETOIFINTFRAIFPIR1EEIFADIFImage: Significant B te of the 16-bit TMR1 RegisterTMR1IFTMR1IFTMR1IFTMR1HHolding Register for the Least Significant B te of the 16-bit TMR1 RegisterTMR1ETMR1GT1CKPS0T1OSCENT1SYNCTMR1CSTMR1ON	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 2Bit 1Bit 0POR, BODINTCONGIEPEIETOIEINTERAIETOIFINTFRAIF00000000PIR1EEIFADIFINTEINTECMIFTMR1IF00000000TMR1LHolding Register for the Least Significant B te of the 16-bit TMR1 RegisterTMR1IF00000000TMR1HHolding Register for the Most Significant B te of the 16-bit TMR1 RegisterTMR1ON00000000T1CONImage: TMR1GET1CKPS1T1OSCENTISYNCTMR1CSTMR1ON00000000

 TABLE 5-1:
 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = nkno n, u = nchanged, - = nimplemented, read as 0. Shaded cells are not sed b the Timer1 mod le.

NOTES:

6.0 COMPARATOR MODULE

The PIC16F630/676 devices have one analog comparator. The inputs to the comparator are multiplexed with the RA0 and RA1 pins. There is an on-chip Comparator Voltage Reference that can also be applied to an input of the comparator. In addition, RA2 can be configured as the comparator output. The Comparator Control Register (CMCON), shown in Register 6-1, contains the bits to control the comparator.

REGISTER 6-1:	CMCON — COMPARATOR CONTROL REGISTER (ADDRESS: 19h)
---------------	--

	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	COUT	—	CINV	CIS	CM2	CM1	CM0
	bit 7							bit 0
bit 7	Unimplem	ented: Rea	d as '0'					
bit 6	COUT: Cor	mparator Ou	ıtput bit					
	When CIN	<u>√ = 0:</u>						
	1 = VIN+ >							
	0 = VIN + <							
	<u>When CIN\</u> 1 = VIN+ <							
	0 = VIN+ >							
bit 5	Unimplem	ented: Rea	d as '0'					
bit 4	CINV: Com	parator Out	put Inversio	n bit				
	1 = Output							
	0 = Output	not inverted	1					
bit 3		arator Input						
		<u>2:CM0 = 110</u>						
		nnects to C nnects to C						
h # 0.0								
bit 2-0		Comparato		modes and (t sattings		
	rigure 0-z					i soungs		
	Legend:							
	D = Doodo	h h h h	10/ - 10	/witable bit		anlamantad	hit waard aa	·••'

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.1 Comparator Operation

A single comparator is shown in Figure 6-1, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 6-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON (19h) register.


The polarity of the comparator output can be inverted by setting the CINV bit (CMCON<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 6-1.

TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0



SINGLE COMPARATOR




6.2 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for a specified period of time. Refer to the specifications in Section 12.0.

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 6-2: COMPARATOR I/O OPERATING MODES




6.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 6-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.






6.4 Comparator Output

The comparator output, COUT, is read through the CMCON register. This bit is read-only. The comparator output may also be directly output to the RA2 pin in three of the eight possible modes, as shown in Figure 6-2. When in one of these modes, the output on RA2 is asynchronous to the internal clock. Figure 6-4 shows the comparator output block diagram.

The TRISA<2> bit functions as an output enable/ disable for the RA2 pin while the comparator is in an Output mode.

- Note 1: When reading the PORTA register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the TTL input specification.
 - 2: Analog levels on any pin that is defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 6-4: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM



6.5 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The internal reference signal is used for four of the eight Comparator modes. The VRCON register, Register 6-2, controls the voltage reference module shown in Figure 6-5.

6.5.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.


The following equations determine the output voltages:

$VRR = 1$ (low range): $CVREF = (VR3:VR0 / 24) \times VDD$	
VRR = 0 (high range): $CVREF = (VDD / 4) + (VR3:VR0 x)$	
VDD / 32)	

6.5.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 6-5) keep CVREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in Section 12.0.

FIGURE 6-5: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



6.6 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-7).

6.7 Operation During SLEEP

Both the comparator and voltage reference, if enabled before entering SLEEP mode, remain active during SLEEP. This results in higher SLEEP currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in SLEEP mode, turn off the comparator, CM2:CM0 = 111, and voltage reference, VRCON<7> = 0. While the comparator is enabled during SLEEP, an interrupt will wake-up the device. If the device wakes up from SLEEP, the contents of the CMCON and VRCON registers are not affected.

6.8 Effects of a RESET

A device RESET forces the CMCON and VRCON registers to their RESET states. This forces the comparator module to be in the Comparator Reset mode, CM2:CM0 = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

51LK 0-2.	VICON — VOLTAGE KEI ERENCE CONTROL REGISTER (ADDRESS. 551)										
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	VREN	_	VRR	_	VR3	VR2	VR1	VR0			
	bit 7							bit 0			
bit 7	VREN: CVF 1 = CVREF 0 = CVREF	circuit powe		io IDD drain							
bit 6	Unimpleme	ented: Rea	d as '0'								
bit 5	VRR: CVRE 1 = Low rar 0 = High rai	nge	election bit								
bit 4	Unimpleme	ented: Rea	d as '0'								
bit 3-0	VR3:VR0: CVREF value selection $0 \le VR$ [3:0] ≤ 15 When VRR = 1: CVREF = (VR3:VR0 / 24) * VDD When VRR = 0: CVREF = VDD/4 + (VR3:VR0 / 32) * VDD										
	Legend:										
	R = Readal	ole bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown			

REGISTER 6-2: VRCON — VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

6.9 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<6>, to determine the actual change that has occurred. The CMIF bit, PIR1<3>, is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000.
PIR1	EEIF	ADIF			CMIF			TMR1IF	00 00	00 00
CMCON		COUT		CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
PIE1	EEIE	ADIE			CMIE			TMR1IE	00 00	00 00
TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
VRCON	VREN		VRR		VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
	INTCON PIR1 CMCON PIE1 TRISA	INTCON GIE PIR1 EEIF CMCON PIE1 EEIE TRISA	INTCONGIEPEIEPIR1EEIFADIFCMCONCOUTPIE1EEIEADIETRISA-	INTCONGIEPEIETOIEPIR1EEIFADIFCMCONCOUTPIE1EEIEADIETRISA·TRISA5	INTCONGIEPEIETOIEINTEPIR1EEIFADIFCINVCMCONCOUTCINVPIE1EEIEADIECINVTRISATRISA5TRISA4	INTCONGIEPEIETOIEINTERAIEPIR1EEIFADIFICMIFCMIFCMCONCOUTCINVCISCINVCISPIE1EEIEADIEICMIECMIETRISAIITRISA5TRISA4TRISA3	INTCONGIEPEIETOIEINTERAIETOIFPIR1EEIFADIFCCMIFCMIFCMCONCOUTCINVCISCM2PIE1EEIEADIECCMIECMIETRISACTRISA5TRISA4TRISA3TRISA2	INTCONGIEPEIETOIEINTERAIETOIFINTFPIR1EEIFADIFICMIFCMIFIICMCONCOUTCINVCISCM2CM1PIE1EEIEADIEICMIEIITRISAITRISA5TRISA4TRISA3TRISA2TRISA1	INTCONGIEPEIETOIEINTERAIETOIFINTFRAIFPIR1EEIFADIFCCMIFCMIFCMIFTMR1IFCMCONCOUTCCINVCISCM2CM1CM0PIE1EEIEADIETRISA5TRISA4TRISA3TRISA2TRISA1TRISA0	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 1Bit 0POR, BODINTCONGIEPEIET0IEINTERAIET0IFINTFRAIF0000 0000PIR1EEIFADIFICMIFCMIFITMR1IF00 00CMCONCOUTCOUTCINVCISCM2CM1CM0-0-0 0000PIE1EEIEADIEICINVCISITMR1IE00 00TRISAITRISA5TRISA4TRISA3TRISA2TRISA1TRISA0111111

TABLE 6-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: = nkno n, = nchanged, - = nimplemented, read as '0'. Shaded cells are not sed b the comparator mod le.


Note: If a change in the CMCON register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<3>) interrupt flag may not get set.

7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE (PIC16F676 ONLY)

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC16F676 has eight analog inputs, multiplexed into one sample and hold circuit.

FIGURE 7-1: A/D BLOCK DIAGRAM

The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 7-1 shows the block diagram of the A/D on the PIC16F676.



ADC

7.1 A/D Configuration and Operation

There are three registers available to control the functionality of the A/D module:

- 1. ADCON0 (Register 7-1)
- 2. ADCON1 (Register 7-2)
- 3. ANSEL (Register 7-3)

7.1.1 ANALOG PORT PINS

The ANS7:ANS0 bits (ANSEL<7:0>) and the TRISA bits control the operation of the A/D port pins. Set the corresponding TRISA bits to set the pin output driver to its high impedance state. Likewise, set the corresponding ANS bit to disable the digital input buffer.

7.1.2 CHANNEL SELECTION

There are eight analog channels on the PIC16F676, AN0 through AN7. The CHS2:CHS0 bits (ADCON0<4:2>) control which channel is connected to the sample and hold circuit.

7.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>) controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

7.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ADCON1<6:4>). There are seven possible clock options:

- Fosc/2
- Fosc/4
- · Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 μ s. Table 7-1 shows a few TAD calculations for selected frequencies.

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock	Source (TAD)	Device Frequency							
Operation	ADCS2:ADCS0	20 MHz	5 MHz	4 MHz	1.25 MHz				
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 μs				
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs ⁽²⁾	3.2 μs				
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	2.0 μs	6.4 μs				
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	4.0 μs	12.8 μs ⁽³⁾				
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs ⁽³⁾	25.6 μs ⁽³⁾				
64 Tosc	110	3.2 μs	12.8 μs ⁽³⁾	16.0 μs ⁽³⁾	51.2 μs ⁽³⁾				
A/D RC	x11	2 - 6 μs ^(1,4)							

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4 μ s for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during SLEEP.

7.1.5 STARTING A CONVERSION

The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:


- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- · Generates an interrupt (if enabled).

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.

7.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 7-2 shows the output formats.



					ADDRESS	•		
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	VCFG	—	CHS2	CHS1	CHS0	GO/DONE	ADON
	bit 7	•			•			bit 0
bit 7	ADFM: A/I 1 = Right ju 0 = Left jus		med Select	bit				
bit 6	VCFG: Vol 1 = VREF p 0 = VDD	tage Refere in	nce bit					
bit 5	Unimplem	ented: Rea	d as zero					
bit 4-2	000 =Char 001 =Char 010 =Char 011 =Char 100 =Char 101 =Char 110 =Char	50: Analog C nnel 00 (ANC nnel 01 (ANC nnel 02 (ANC nnel 03 (ANC nnel 04 (ANC nnel 05 (ANC nnel 06 (ANC nnel 07 (ANC)) 1) 2) 3) 4) 5) 5)	ect bits				
bit 1	GO/DONE 1 = A/D co This bit	: A/D Conve nversion cyc	ersion STAT cle in progre cally cleared	ess. Setting t d by hardwa	re when the		nversion cycle rsion has com	
bit 0	1 = A/D co	D Conversio nverter mod nverter is sh	ule is opera	ting	o operating o	current		
REGISTER 7-2:	Legend: R = Reada - n = Value	at POR	'1' = B	/ritable bit it is set EGISTER ²	'0' = Bit	is cleared	d bit, read as '(x = Bit is ur	
REGISTER 7-2:	R = Reada - n = Value ADCON1 ·	at POR — A/D CO	'1' = B NTROL RI	it is set	'0' = Bit	is cleared S: 9Fh)	x = Bit is ur	hknown
REGISTER 7-2:	R = Reada - n = Value	at POR — A/D CO R/W-0	'1' = B NTROL RI R/W-0	it is set EGISTER ² R/W-0	'0' = Bit	is cleared		
REGISTER 7-2:	R = Reada - n = Value ADCON1 ·	at POR — A/D CO	'1' = B NTROL RI	it is set	'0' = Bit	is cleared S: 9Fh)	x = Bit is ur	hknown
REGISTER 7-2: bit 7:	R = Reada - n = Value ADCON1 - U-0 bit 7	at POR — A/D CO R/W-0	'1' = B NTROL RI R/W-0 ADCS1	it is set EGISTER ² R/W-0	'0' = Bit	is cleared S: 9Fh)	x = Bit is ur	U-0
	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0	ented: Read	'1' = B NTROL RI R/W-0 ADCS1 d as '0'.	it is set EGISTER 7 R/W-0 ADCS0	'0' = Bit 1 (ADRESS U-0 —	is cleared S: 9Fh)	x = Bit is ur	U-0
bit 7:	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0 000 = Fosc 001 = Fosc 010 = Fosc	e at POR — A/D CO R/W-0 ADCS2 eented: Read ADCS2 eented: Read //2 //8 //32 (clock deri ed //4 //16	'1' = B NTROL RI R/W-0 ADCS1 d as '0'. version Cloo	it is set	'0' = Bit I (ADRESS U-0 —	5: 9Fh) U-0	x = Bit is ur U-0	U-0
bit 7:	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0 000 = Fosc 010 = Fosc 010 = Fosc 11 = Fosc 101 = Fosc 110 = Fosc	e at POR — A/D CO R/W-0 ADCS2 eented: Read ADCS2 eented: Read //2 //8 //32 (clock deri ed //4 //16	'1' = B NTROL RI R/W-0 ADCS1 d as '0'. version Cloc	it is set	'0' = Bit I (ADRESS U-0 —	5: 9Fh) U-0	x = Bit is ur U-0	U-0
bit 7: bit 6-4:	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0 000 = Fosc 010 = Fosc 010 = Fosc 11 = Fosc 101 = Fosc 110 = Fosc	ented: Read 	'1' = B NTROL RI R/W-0 ADCS1 d as '0'. version Cloc	it is set	'0' = Bit I (ADRESS U-0 —	5: 9Fh) U-0	x = Bit is ur U-0	U-0
bit 7: bit 6-4:	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0 000 = Fosc 010 = Fosc 010 = Fosc 110 = Fosc 101 = Fosc 110 = Fosc Unimplem	ented: Read ADCS2 ented: Read >: A/D Conv /2 /8 /32 (clock deri ed /4 /16 /64 ented: Read	'1' = B NTROL RI R/W-0 ADCS1 d as '0'. version Cloc	it is set	'0' = Bit I (ADRESS U-0 —	5: 9Fh) U-0 00 kH ma)	x = Bit is ur U-0	U-0 — bit 0
bit 7: bit 6-4:	R = Reada - n = Value ADCON1 - U-0 bit 7 Unimplem ADCS<2:0 000 = Fosc 010 = Fosc 010 = Fosc 100 = Fosc 101 = Fosc 101 = Fosc 101 = Fosc Unimplem	e at POR — A/D CO R/W-0 ADCS2 eented: Read />: A/D Conv //2 //8 //32 (clock deri ed //4 //16 //64 eented: Read //4 //16 //64	'1' = B NTROL RI R/W-0 ADCS1 d as '0'. version Cloc from a dedic d as '0'. W = W	it is set	'0' = Bit I (ADRESS U-0 — s s oscillator = 50	5: 9Fh) U-0 00 kH ma)	x = Bit is ur U-0	U-0 — bit 0

REGISTER 7-1: ADCON0 — A/D CONTROL REGISTER (ADDRESS: 1Fh)

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7 | ANS6 | ANS5 | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0: **ANS<7:0>**: Analog Select between analog or digital function on pins AN<7:0>, respectively. 1 = Analog input. Pin is assigned as analog input.⁽¹⁾

0 = Digital I/O. Pin is assigned to port or special function.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k Ω . As the impedance is decreased, the acquisition time may be decreased.

EQUATION 7-1: ACQUISITION TIME

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the PICmicro™ Mid-Range Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Тс	= TAMP + TC + TCOFF = $2\mu s$ + TC + [(Temperature -25°C)(0.05 μs /°C)] = CHOLD (RIC + RSS + RS) In(1/2047) = -120pF (1k Ω + 7k Ω + 10k Ω) In(0.0004885) = 16.47 μs
TACQ	= $2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = 19.72 μs

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.





7.3 A/D Operation During SLEEP

The A/D converter module can operate during SLEEP. This requires the A/D clock source to be set to the internal oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared, and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from SLEEP. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set. When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted, and the A/D module is turned off. The ADON bit remains set.

7.4 Effects of RESET

A device RESET forces all registers to their RESET state. Thus, the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

AddressNameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Value on: POR, BODall o RES05hPORTAImage: Constraint of the state of	IADLL	1- <u>2</u> . C			DIVEOR							
07h PORTC Image: Mark and the state of	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on all other RESETS
OBh, 8Bh INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF 0000 0000 0000 OCh PIR1 EEIF ADIF CMIF TMR1IF 00 0 00 1Eh ADRESH Most Significant 8 bits of the Left Shifted A/D res It or 2 bits of the Right Shifted Res It 1Fh ADCON0 ADFM VCFG CHS2 CHS1 CHS0 GO ADON 00-0 0000 00-0 85h TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 11 1111 11 87h TRISC TRISC5 TRISC4 TRISC3 TRISC1 TRISC0 11 1111 11 8Ch PIE1 EEIE ADIE CMIE TMIE TMR1IE 00 00 00 91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 AN	05h	PORTA			PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0		
OCh PIR1 EEIF ADIF CMIF TMR1IF 00 00 00 1Eh ADRESH Most Significant 8 bits of the Left Shifted A/D res It or 2 bits of the Right Shifted Res It	07h	PORTC			PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0		
1EhADRESHMost Significant 8 bits of the Left Shifted A/D resIt or 2 bits of the Right Shifted ResIt1FhADCON0ADFMVCFGCHS2CHS1CHS0GOADON00-0000000-085hTRISATRISATRISA5TRISA4TRISA3TRISA2TRISA1TRISA01111111187hTRISCTRISCTRISC5TRISC4TRISC3TRISC2TRISC1TRISC0111111118ChPIE1EEIEADIECMIETMR1IE0000091hANSELANS7ANS6ANS5ANS4ANS3ANS2ANS1ANS0111111119EhADRESLLeast Significant 2 bits of the Left Shifted A/D ResIt or 8 bits of the Right Shifted Res	0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000.
1Fh ADCON0 ADFM VCFG CHS2 CHS1 CHS0 GO ADON 00-0 0000 00-0 85h TRISA TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 11 1111 11 87h TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 11 1111 11 8Ch PIE1 EEIE ADIE CMIE TMR1IE 00 00 00 91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 1111 1111 1111 9Eh ADRESL Least Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It CMIE	0Ch	PIR1	EEIF	ADIF			CMIF			TMR1IF	00 00	00 00
85h TRISA Image: constraint of the left shifted A/D Res TRISA3 TRISA2 TRISA1 TRISA0 11 1111 11 87h TRISC Image: constraint of the left shifted A/D Res TRISC3 TRISA2 TRISA1 TRISA0 11 1111 11 87h TRISC Image: constraint of the left shifted A/D Res TRISC3 TRISC2 TRISC1 TRISC0 11 1111 11 8Ch PIE1 EEIE ADIE Image: constraint of the left shifted A/D Res Image: consthe left shifted A/D Res Image: cons	1Eh	ADRESH	Most Signi	ficant 8 bits	of the Left	Shifted A/D	res It or 2	bits of the F	Right Shifted	d Res It		
87h TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 11 1111 11 8Ch PIE1 EEIE ADIE CMIE TMRISC0 TMR1IE 00 00 00 00 91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 1111 1111 1111 9Eh ADRESL Least Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It	1Fh	ADCON0	ADFM	VCFG		CHS2	CHS1	CHS0	GO	ADON	00-0 0000	00-0 0000
8Ch PIE1 EEIE ADIE CMIE TMR1IE 00 00 00 91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 1111 1111 1111 9Eh ADRESL Least Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It	85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
91h ANSEL ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 1111 1111 9Eh ADRESL Least Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It It It	87h	TRISC			TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
9Eh ADRESL Least Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It	8Ch	PIE1	EEIE	ADIE			CMIE			TMR1IE	00 00	00 00
	91h	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
	9Eh	ADRESL	Least Sign	east Significant 2 bits of the Left Shifted A/D Res It or 8 bits of the Right Shifted Res It								
	9Fh	ADCON1		ADCS2	ADCS1	ADCS0					-000	-000

TABLE 7-2 :	SUMMARY OF A/D REGISTERS
--------------------	--------------------------

Legend: x = nkno n, u = nchanged, - = nimplemented read as 0. Shaded cells are not sed for A/D con erter mod le.

8.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F630/676 devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh. The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to AC Specifications for exact limits.

When the data memory is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

REGISTER 8-1: EEDAT — EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **EEDATn**: Byte value to write to or read from Data EEPROM

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-2: EEADR — EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

U-0	R/W-0						
_	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
bit 7							bit 0

bit 7 Unimplemented: Should be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations for EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.1 EEADR

The EEADR register can address up to a maximum of 128 bytes of data EEPROM. Only seven of the eight bits in the register (EEADR<6:0>) are required. The MSb (bit 7) is ignored.

The upper bit should always be '0' to remain upward compatible with devices that have more data EEPROM memory.

8.2 EECON1 AND EECON2 REGISTERS

EECON1 is the control register with four low order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion

of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit, clear it, and rewrite the location. The data and address will be cleared, therefore, the EEDATA and EEADR registers will need to be re-initialized.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

REGISTER 8-3: EECON1 — EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0				
		_	_	_	WRERR	WREN	WR	RD				
	bit 7							bit 0				
bit 7-4	Unimplem	ented: Rea	d as '0'									
bit 3	WRERR: E	EPROM Er	ror Flag bit									
	normal	 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOD detect) 0 = The write operation completed 										
bit 2	WREN: EEPROM Write Enable bit											
	 1 = Allows write cycles 0 = Inhibits write to the data EEPROM 											
bit 1	WR: Write Control bit											
	can onl	s a write cyc y be set, no ycle to the d	t cleared, in	software.)	hardware oi te	nce write is o	complete. Ti	ne WR bit				
bit 0	RD: Read Control bit											
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)											
	0 = Does not initiate an EEPROM read											
	Legend:											
	-	only be set										
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as	'0'				

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 8-1. The data is available, in the very next cycle, in the EEDATA register. Therefore, it can be read in the next instruction. EEDATA holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 8-1: DATA EEPROM READ

b f	STATUS, RPO	;Bank 1
mo l	CONFIG_ADDR	;
mo f	EEADR	;Add e o ead
b f	EECON1,RD	;EE Read
mo f	EEDATA,W	;Moedaa oW

8.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 8-2.

EXAMPLE 8-2: DATA EEPROM WRITE

	b f	STATUS, RPO	;Bank 1
	b f	EECON1,WREN	;Enable, i e
	bcf	INTCON, GIE	;Di able INT
	mo l	55h	;Unlock, i e
ed	mo f	EECON2	;
quir	mo l	AAh	;
Sec	mo f	EECON2	;
	b f	EECON1,WR	;Sa he ie
	b f	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR<7>) register must be cleared by software.

8.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (see Example 8-3) to the desired value to be written.

EXAMPLE 8-3: WRITE VERIFY

bc	f STATUS, RP	0 ;Bank 0
:		;An code
b	f STATUS, RP	0 ;Bank 1 READ
mo	f EEDATA,W	;EEDATA no changed
		;fompeio, _ie
b	f EECON1,RD	;YES, Read he
		; al.e. i en
0	_ f EEDATA,W	
b	f STATUS,Z	;I da a he ame
go	o WRITE_ERR	;No, handle e o
:		;Ye , con in e

8.5.1 USING THE DATA EEPROM

The Data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specifications D120 or D120A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.

8.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- brown-out
- power glitch
- · software malfunction

8.7 DATA EEPROM OPERATION DURING CODE PROTECT

Data memory can be code protected by programming the CPD bit to '0'.

When the data memory is code protected, the CPU is able to read and write data to the Data EEPROM. It is recommended to code protect the program memory when code protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOD	Value otł RES	ner
0Ch	PIR1	EEIF	ADIF			CMIF			TMR1IF	00	00	00	00
9Ah	EEDATA	EEPROM	EPROM Data Register						0000	0000	0000	0000	
9Bh	EEADR		EEPROM Address Register					-000	0000	-000	0000		
9Ch	EECON1					WRERR	WREN	WR	RD		000		q000
9Dh	EECON2 ⁽¹⁾	EEPROM	EEPROM Control Register 2										

TABLE 8-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: = nkno n, u = nchanged, - = nimplemented read as 0, q = al e depends pon condition. Shaded cells are not sed b Data EEPROM mod le.

Note 1: EECON2 is not a ph sical register.

9.0 SPECIAL FEATURES OF THE CPU

Certain special circuits that deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC16F630/676 family has a host of such features intended to:

- maximize system reliability
- minimize cost through elimination of external components
- provide power saving operating modes and offer code protection.

These features are:

- Oscillator selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC16F630/676 has a Watchdog Timer that is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can provide at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through:

- External RESET
- · Watchdog Timer wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 9-1).

9.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations, as shown in Register 9-1. These bits are mapped in program memory location 2007h. **Note:** Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h - 3FFFh), which can be accessed only during programming. See PIC16F630/676 Programming Specification for more information.

REGISTER 9-1: CONFIG — CONFIGURATION WORD (ADDRESS: 2007h)

R/P-1 R/	P-1 U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
BG1 B	G0 —	_		CPD	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0
bit 13			•	•	•	•						bit 0
bit 13-12	BG1:BG0: 00 = Lowe 11 = Highe	st bandg	ap volta	ge	for BOD) and POI	R voltage	(1)				
bit 11-9	Unimplem	-		-								
bit 8												
	0 = Data m	CPD: Data Code Protection bit ⁽²⁾ 1 = Data memory code protection is disabled <u>0 =</u> Data memory code protection is enabled										
bit 7	CP: Code											
	1 = Progra 0 = Progra											
bit 6	BODEN: B		•	•		bieu						
bito	1 = BOD e		Dotoot									
	0 = BOD d											
bit 5	MCLRE: R											
	1 = RA3/M 0 = RA3/M					<u>I P</u> intorn	ally tigd t					
bit 4	PWRTE: P	-		-			iany neu i					
	1 = PWRT											
	0 = PWRT	enabled										
bit 3	WDTE: Wa		Гimer En	able bit								
	1 = WDT e 0 = WDT c											
bit 2-0	FOSC2:FC		cillator	Soloction	hite							
	111 = RC					4/OSC2	сі конт	nin RC	on RA5/	OSC1/C		
	110 = RC										2.0.0	
	101 = INT											
	100 = INT 011 = EC:										DSC1/CL	KIN
	011 - EC. 010 - HS										C1/CLKIN	١
	001 = XT (oscillator	: Crystal	/resonate	or on RA	4/OSC2/0	CLKOUT	and RA5	/OSC1/C	LKIN		
	000 = LP (oscillator	Low po	wer crys	tal on RA	\4/OSC2/	CLKOUT	and RAS	5/OSC1/	CLKIN		
	i	he device	e as spec ort of the	cified in th	ne PIC16	ctory prog F630/676 d. Microcł	Program	ming Spe	cification	These b	oits are re	eflected
				EPROM	will be e	rased wh	en the co	de protec	ction is tu	Irned off		
	3: 1	The entire	e progran			erased, in						ction is
		urned off.			4 J	-4 4	4		.			
						ot automa C or RC i					s disable	d
	Legend:					2 01 101			21001100			
	P = Progra	ammed u	sing ICS	P								
	R = Reada	able bit		VV =	Writable	e bit	U = Un	implemer	nted bit,	read as	'0'	
	-n = Value	at POR		1 =	bit is set		0 = bit	is cleared	ł	x = bit is	s unknow	/n

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC16F630/676 can be operated in eight different Oscillator Option modes. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- · INTOSC Internal Oscillator (2 modes)
- EC External Clock In

Note:	Additional information on oscillator config- urations is available in the PICmicro™ Mid-
	Range Reference Manual, (DS33023).

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (see Figure 9-1). The PIC16F630/676 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may yield a frequency outside of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (see Figure 9-2).

FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)





FIGURE 9-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT, EC, OR LP OSC CONFIGURATION)



Note 1: Functions as RA4 in EC Osc mode.

TABLE 9-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Ranges Characterized:								
Mode	Freq	OSC1(C1)	OSC2(C2)					
ХТ	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF					
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF					
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.								

TABLE 9-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)			
LP	32 kHz	68 - 100 pF	68 - 100 pF			
ХТ	100 kHz 2 MHz 4 MHz	68 - 150 pF 15 - 30 pF 15 - 30 pF	150 - 200 pF 15 - 30 pF 15 - 30 pF			
HS	8 MHz 10 MHz 20 MHz	15 - 30 pF 15 - 30 pF 15 - 30 pF	15 - 30 pF 15 - 30 pF 15 - 30 pF			
Note 1:	Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design					

start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

9.2.3 EXTERNAL CLOCK IN

For applications where a clock is already available elsewhere, users may directly drive the PIC16F630/ 676 provided that this external clock source meets the AC/DC timing requirements listed in Section 12.0. Figure 9-2 shows how an external clock circuit should be configured.

9.2.4 RC OSCILLATOR


For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature.

The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 9-3 shows how the R/C combination is connected.

Two options are available for this Oscillator mode which allow RA4 to be used as a general purpose I/O or to output Fosc/4.

FIGURE 9-3: RC OSCILLATOR MODE



9.2.5 INTERNAL 4 MHz OSCILLATOR

When calibrated, the internal oscillator provides a fixed 4 MHz (nominal) system clock. See Electrical Specifications, Section 12.0, for information on variation over voltage and temperature.

Two options are available for this Oscillator mode which allow RA4 to be used as a general purpose I/O or to output Fosc/4.

9.2.5.1 Calibrating the Internal Oscillator

A calibration instruction is programmed into the last location of program memory. This instruction is a RETLW XX, where the literal is the calibration value. The literal is placed in the OSCCAL register to set the calibration of the internal oscillator. Example 9-1 demonstrates how to calibrate the internal oscillator. For best operation, decouple (with capacitance) VDD and Vss as close to the device as possible.

Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing part as specified in the PIC16F630/676 Programming specification. Microchip Development Tools maintain all calibration bits to factory settings.

EXAMPLE 9-1: CALIBRATING THE INTERNAL OSCILLATOR

	STATUS, 3FFh	RP0	;Bank ;Ge	1 he cal	al e
mo f	OSCCAL STATUS,	RP0	;Calil ;Bank	bae	

9.2.6 CLKOUT

The PIC16F630/676 devices can be configured to provide a clock out signal in the INTOSC and RC Oscillator modes. When configured, the oscillator frequency divided by four (Fosc/4) is output on the RA4/OSC2/CLKOUT pin. Fosc/4 can be used for test purposes or to synchronize other logic.

9.3 RESET

The PIC16F630/676 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during SLEEP
- d) MCLR Reset during normal operation
- e) MCLR Reset during SLEEP
- f) Brown-out Detect (BOD)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on:

- · Power-on Reset
- MCLR Reset
- WDT Reset
- WDT Reset during SLEEP
- Brown-out Detect (BOD)

They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different RESET situations as indicated in Table 9-4. These bits are used in software to determine the nature of the RESET. See Table 9-7 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 9-4.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 12-4 in Electrical Specifications Section for pulse width specification.




FIGURE 9-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

9.3.1 MCLR


<u>PIC16</u>F630/676 devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 9-5, is suggested.

An internal MCLR option is enabled by setting the MCLRE bit in the configuration word. When enabled, MCLR is internally tied to VDD. No internal pull-up option is available for the MCLR pin.

FIGURE 9-5: RECOMMENDED MCLR CIRCUIT



9.3.2 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details (see Section 12.0). If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in RESET until VDD reaches VBOD (see Section 9.3.5).

Note:	The POR circuit does not produce an inter-				
	nal RESET when VDD declines.				

When the device starts normal operation (exits the RESET condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

9.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the <u>VDD to</u> rise to an acceptable level. A configuration bit, <u>PWRTE</u> can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Detect is enabled.

The Power-up Time delay will vary from chip to chip and due to:

- VDD variation
- Temperature variation
- · Process variation.

See DC parameters for details (Section 12.0).

9.3.4 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

9.3.5 BROWN-OUT DETECT (BOD)

The PIC16F630/676 members have on-chip Brown-out Detect circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Detect circuitry. If VDD falls below VBOD for greater than parameter (TBOD) in Table 12-4 (see Section 12.0), the Brown-out situation will reset the device. This will occur regardless of VDD slew-rate. A RESET is not guaranteed to occur if VDD falls below VBOD for less than parameter (TBOD). On any RESET (Power-on, Brown-out Detect, Watchdog, etc.), the chip will remain in RESET until VDD rises above BVDD (see Figure 9-6). The Power-up Timer will now be invoked, if enabled, and will keep the chip in RESET an additional 72 ms.

Note: A Brown-out Detect does not enable the Power-up Timer if the PWRTE bit in the configuration word is set.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms RESET.



9.3.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figure 9-7, Figure 9-8 and Figure 9-9 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 9-8). This is useful for testing purposes or to synchronize more than one PIC16F630/676 device operating in parallel.

Table 9-6 shows the RESET conditions for some special registers, while Table 9-7 shows the RESET conditions for all the registers.

9.3.7 POWER CONTROL (PCON) STATUS REGISTER

The power CONTROL/STATUS register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOD} (Brown-out). \overline{BOD} is unknown on Poweron Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{BOD} = 0$, indicating that a brown-out has occurred. The \overline{BOD} STATUS bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting \overline{BODEN} bit = 0 in the Configuration word).

Bit1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent RESET, if POR is '0', it will indicate that a Power-on Reset must have occurred (i.e., VDD may have gone too low).

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from SLEEP
XT, HS, LP	Tpwrt + 1024•Tosc	1024•Tosc	Tpwrt + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT	_	—

TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS

TABLE 9-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOD	то	PD	
0	u	1	1	Power-on Reset
1	0	1	1	Brown-out Detect
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during SLEEP

Legend: u = unchanged, x = unknown

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS ⁽¹⁾
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_	_					POR	BOD	0x	uq

Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as '0', q = value depends on condition. **Note 1:** Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during

normal operation.

TABLE 9-6: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 Ouuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	սսս0 Օսսս	uu
Brown-out Detect	000h	0001 luuu	10
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 9-7:	INITALIZ	ATION CONDIT	ION FOR REGISTERS	
Register	Address	Power-on Reset	 MCLR Reset WDT Reset Brown-out Detect⁽¹⁾ 	 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out
W	_	XXXX XXXX	นนนน นนนน	սսսս սսսս
INDF	00h/80h	—	-	_
TMR0	01h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h	0001 1xxx	000q quuu (4)	uuuq quuu (4)
FSR	04h/84h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PORTA	05h	xx xxxx	uu uuuu	uu uuuu
PORTC	07h	xx xxxx	uu uuuu	uu uuuu
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000 000u	uuuu uuqq ⁽²⁾
PIR1	0Ch	00 00	00 00	qq qq (2,5)
T1CON	10h	-000 0000	-uuu uuuu	-uuu uuuu
CMCON	19h	-0-0 0000	-0-0 0000	-u-u uuuu
ADRESH	1Eh	XXXX XXXX	นนนน นนนน	սսսս սսսս
ADCON0	1Fh	00-0 0000	00-0 0000	uu-u uuuu
OPTION_REG	81h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h	11 1111	11 1111	uu uuuu
TRISC	87h	11 1111	11 1111	uu uuuu
PIE1	8Ch	00 00	00 00	uu uu
PCON	8Eh	0x	(1,6)	
OSCCAL	90h	1000 00	1000 00	uuuu uu
ANSEL	91h	1111 1111	1111 1111	սսսս սսսս
WPUA	95h	11 -111	11 -111	սսսս սսսս
IOCA	96h	00 0000	00 0000	uu uuuu
VRCON	99h	0-0- 0000	0-0- 0000	u-u- uuuu
EEDATA	9Ah	0000 0000	0000 0000	սսսս սսսս
EEADR	9Bh	-000 0000	-000 0000	-uuu uuuu
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADCON1	9Fh	-000	-000	-uuu

TABLE 9-7: INITIALIZATION CONDITION FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
 - When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 9-6 for RESET value for specific condition.
 - 5: If wake-up was due to data EEPROM write completing, bit 7 = 1; A/D conversion completing, bit 6 = 1; Comparator input changing, bit 3 = 1; or Timer1 rolling over, bit 0 = 1. All other interrupts generating a wake-up will cause these bits to = u.
 - 6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.




FIGURE 9-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



9.4 Interrupts

The PIC16F630/676 has 7 sources of interrupt:

- External Interrupt RA2/INT
- TMR0 Overflow Interrupt
- PORTA Change Interrupts
- Comparator Interrupt
- A/D Interrupt (PIC16F676 only)
- TMR1 Overflow Interrupt
- EEPROM Data Write Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt register (PIR) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register and PIE register. GIE is cleared on RESET.

The return from interrupt instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT pin interrupt
- · PORTA change interrupt
- TMR0 overflow interrupt

The peripheral interrupt flags are contained in the special register PIR1. The corresponding interrupt enable bit is contained in Special Register PIE1.

The following interrupt flags are contained in the PIR register:

- · EEPROM data write interrupt
- A/D interrupt
- · Comparator interrupt
- · Timer1 overflow interrupt

When an interrupt is serviced:


- The GIE is cleared to disable any further interrupt
- · The return address is pushed onto the stack
- · The PC is loaded with 0004h

Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RA2/INT recursive interrupts.

For external interrupt events, such as the INT pin, or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 9-11). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- **Note 1:** Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.





9.4.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from SLEEP if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.7 for details on SLEEP and Figure 9-13 for timing of wake-up from SLEEP through RA2/INT interrupt.

Note: The ANSEL 9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC16F676.

9.4.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 4.0.

9.4.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RAIE (INTCON<3>) bit. Plus individual pins can be configured through the IOCA register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.

9.4.4 COMPARATOR INTERRUPT

See Section 6.9 for description of comparator interrupt.

9.4.5 A/D CONVERTER INTERRUPT

After a conversion is complete, the ADIF flag (PIR<6>) is set. The interrupt can be enabled/disabled by setting or clearing ADIE (PIE<6>).

See Section 7.0 for operation of the A/D converter interrupt.




FIGURE 9-11: INT PIN INTERRUPT TIMING

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000.
0Ch	PIR1	EEIF	ADIF			CMIF			TMR1IF	00 00	00 00

TABLE 9-8: SUMMARY OF INTERRUPT REGISTERS

Legend: = nkno n, = nchanged, - = nimplemented read as 0, q = al e depends pon condition. Shaded cells are not sed b the Interr pt mod le.

9.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and STATUS register). This must be implemented in software.

Example 9-2 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-2:

- Stores the W register
- Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 9-2: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;copy W to temp register, could be in either bank
	0,000,000,000	
SWAPF	STATUS,W	;swap status to be saved into W
BCF	STATUS, RPO	; change to bank 0 regardless of
		current bank
MOVWF	STATUS_TEMP	;save status to bank 0 register
:		
: (ISR)	
:		
SWAPF	STATUS TEMP,	W;swap STATUS TEMP register into
	_	W, sets bank to original state
MOVWF	STATUS	;move W into STATUS register
SWAPF	W TEMP,F	;swap W TEMP
-	_ ′	·
SWAPF	W_TEMP,W	;swap W_TEMP into W

9.6 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which requires no external components. This RC oscillator is separate from the external RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped (for example, by execution of a SLEEP instruction). During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 9.1).

9.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.


The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

9.6.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
2007h	Config. bits	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0		

Legend: = Unchanged, shaded cells are not sed b the Watchdog Timer.

9.7 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- · WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- · Oscillator driver is turned off
- I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTA should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT time-out does not drive MCLR
	pin low.

9.7.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RA2/INT pin, PORTA change, or

a peripheral interrupt.

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is
	cleared), but any interrupt source has both
	its interrupt enable bit and the correspond-
	ing interrupt flag bits set, the device will
	immediately wake-up from SLEEP. The
	SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.




FIGURE 9-13: WAKE-UP FROM SLEEP THROUGH INTERRUPT

9.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: The entire data EEPROM and FLASH program memory will be erased when the code protection is turned off. The INTOSC calibration data is also erased. See PIC16F630/676 Programming Specification for more information.

9.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

9.10 In-Circuit Serial Programming

The PIC16F630/676 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for:

- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see Programming Specification). RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the PIC16F630/676 Programming Specification.

A typical In-Circuit Serial Programming connection is shown in Figure 9-14.

FIGURE 9-14:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



9.11 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with an 14-pin device is not practical. A special 20-pin PIC16F676-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

This special ICD device is mounted on the top of the header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 14-pin socket that plugs into the user's target via the 14-pin stand-off connector.

When the ICD pin on the PIC16F676-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 9-10 shows which features are consumed by the background debugger:

TABLE 9-10: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 300h - 3FEh

For more information, see 14-Pin MPLAB ICD 2 Header Information Sheet (DS51299) available on Microchip's website (www.microchip.com).

NOTES:

10.0 INSTRUCTION SET SUMMARY

The PIC16F630/676 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

Table 10-2 lists the instructions recognized by the MPASM[™] assembler. A complete description of each instruction is also available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRIS instructions.

All instruction examples use the format `0xhh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

10.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended result of clearing the condition that set the RAIF flag.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 10-2: PIC16F630/676 INSTRUCTION SET

Mnemonic, Operands		Description	Description Cycles	14-Bit Opcode				Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE RE	EGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W ith f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	InclsieORW ith f	1	00	0100	dfff		Z	1,2
MOVF	f, d	Mo ef	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Mo e W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f thro gh Carr	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f thro gh Carr	1	00	1100	dfff		C	1,2
SUBWF	f, d	S btract W from f	1	00	0010	dfff		C,DC,Z	1,2
SWAPF	f, d	S ap nibbles in f	1	00	1110		ffff	0,20,2	1,2
XORWF	f, d	E cl si e OR W ith f	1	00	0110	dfff		Z	1,2
	., -	BIT-ORIENTED FILE REG							-,_
BCF	f, b	Bit Clear f	1	01	0.0bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01			ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS		Bit Test f, Skip if Set		01					3
DIF33	f, b		1 (2)	-	11bb	bfff	ffff		3
		LITERAL AND CONT	ROL OPERAT	IONS				1	
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal ith W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call s bro tine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Incl si e OR literal ith W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Mo e literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Ret rn from interr pt	2	00	0000	0000	1001		
RETLW	k	Ret rn ith literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Ret rn from S bro tine	2	00	0000	0000	1000		
SLEEP	-	Go into Standb mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	S btract W from literal	1	11		kkkk		C,DC,Z	
XORLW	k	E cl si e OR literal ith W	1	11	1010	kkkk		Ζ	
		I/O register is modified as a f nction of itself (e s themsel es. For e ample, if the data latch is							

on the pins themsel es. For e ample, if the data latch is 1 for a pin config red as inp t and is dri en lo b an e ternal de ice, the data ill be ritten back ith a 0.

2: If this instr ction is e ec ted on the TMR0 register (and, here applicable, d = 1), the prescaler ill be cleared if assigned to the Timer0 mod le.

3: If Program Conter (PC) is modified, or a conditional test is tre, the instrction req ires t o c cles. The second c cle is e ec ted as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

10.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruc- tion is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler <u>of</u> the WDT. STATUS bits TO and PD are set.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[/abe/] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. -C Register f

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler,} \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down STATUS bit, \overline{PD} is cleared. Time-out STATUS bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .XOR. $k \rightarrow$ (W)					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.					

11.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

11.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

11.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

11.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

11.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

11.19 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

11.20 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

11.21 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

11.22 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

11.23 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

NOTES:

12.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings†

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR with respect to Vss	0.3 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	
Maximum current sourced PORTA and PORTC (combined)	

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.






FIGURE 12-2: PIC16F676 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, $\textbf{-40^{\circ}C} \leq \textbf{TA} \leq \textbf{+125^{\circ}C}$





FIGURE 12-3: PIC16F676 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, 0°C \leq TA \leq +125°C



12.1 DC Characteristics: PIC16F630/676-I (Industrial), PIC16F630/676-E (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001 D001A	VDD	Supply Voltage	2.0 2.2		5.5 5.5	V V	Fosc < = 4 MHz: PIC16F630/676 with A/D off PIC16F676 with A/D on, 0°C to +125°C		
D001B D001C D001D			2.5 3.0 4.5		5.5 5.5 5.5	V V V	PIC16F676 with A/D on, -40°C to +125°C 4 MHz < Fosc < = 10 MHz		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	_		V	Device in SLEEP mode		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	_	V	See section on Power-on Reset for details		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See section on Power-on Reset for details		
D005	VBOD		—	2.1		V			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param	Device Characteristics	Min	Тур†	Max	Units		Conditions		
No.	Bevice onaracteristics		וקני	max	onita	VDD	Note		
D010	Supply Current (IDD)	—	9	16	μA	2.0	Fosc = 32 kHz		
			18	28	μA	3.0	LP Oscillator Mode		
		—	35	54	μA	5.0			
D011		—	110	150	μA	2.0	Fosc = 1 MHz		
		—	190	280	μA	3.0	XT Oscillator Mode		
		—	330	450	μA	5.0			
D012		—	220	280	μA	2.0	Fosc = 4 MHz		
		—	370	650	μA	3.0	XT Oscillator Mode		
			0.6	1.4	mA	5.0			
D013		—	70	110	μA	2.0	Fosc = 1 MHz		
			140	250	μA	3.0	EC Oscillator Mode		
		—	260	390	μA	5.0			
D014		_	180	250	μA	2.0	Fosc = 4 MHz		
			320	470	μA	3.0	EC Oscillator Mode		
		—	580	850	μA	5.0			
D015		_	340	450	μΑ	2.0	Fosc = 4 MHz		
		_	500	780	μA	3.0	INTOSC Mode		
		-	0.8	1.1	mA	5.0			
D016		_	180	250	μA	2.0	Fosc = 4 MHz		
		_	320	450	μA	3.0	EXTRC Mode		
		-	580	800	μΑ	5.0			
D017		_	2.1	2.95	mA	4.5	Fosc = 20 MHz		
			2.4	3.0	mA	5.0	HS Oscillator Mode		

12.2 DC Characteristics: PIC16F630/676-I (Industrial)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial										
Param	Device Characteristics	Min	Typ†	Max	Units		Conditions			
No.	Device onalacteristics	WIIII	וקעי	Max	Units	VDD	Note			
D020	Power-down Base Current	—	0.99	700	nA	2.0	WDT, BOD, Comparators, VREF,			
	(IPD)		1.2	770	nA	3.0	and T1OSC disabled			
			2.9	995	nA	5.0				
D021		—	0.3	1.5	μA	2.0	WDT Current ⁽¹⁾			
		—	1.8	3.5	μA	3.0				
			8.4	17	μA	5.0				
D022		_	58	70	μA	3.0	BOD Current ⁽¹⁾			
		_	109	130	μA	5.0				
D023		—	3.3	6.5	μA	2.0	Comparator Current ⁽¹⁾			
			6.1	8.5	μA	3.0				
		—	11.5	16	μA	5.0				
D024		_	58	70	μA	2.0	CVREF Current ⁽¹⁾			
		—	85	100	μA	3.0				
		_	138	160	μA	5.0				
D025			4.0	6.5	μA	2.0	T1 Osc Current ⁽¹⁾			
			4.6	7.0	μA	3.0				
		—	6.0	10.5	μA	5.0				
D026		_	1.2	755	nA	3.0	A/D Current ⁽¹⁾			
		_	0.0022	1.0	μA	5.0				

12.3 DC Characteristics: PIC16F630/676-I (Industrial)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param	Device Characteristics	Min	Tunt	Max			Conditions		
No.	Device Characteristics	IVIIII	Тур†	wax	Units	VDD	Note		
D010E	Supply Current (IDD)	-	9	16	μA	2.0	Fosc = 32 kHz		
		—	18	28	μA	3.0	LP Oscillator Mode		
		—	35	54	μA	5.0			
D011E		—	110	150	μA	2.0	Fosc = 1 MHz		
		—	190	280	μA	3.0	XT Oscillator Mode		
		—	330	450	μA	5.0			
D012E		_	220	280	μA	2.0	Fosc = 4 MHz		
		—	370	650	μA	3.0	XT Oscillator Mode		
		—	0.6	1.4	mA	5.0			
D013E		_	70	110	μA	2.0	Fosc = 1 MHz		
		—	140	250	μA	3.0	EC Oscillator Mode		
		—	260	390	μA	5.0			
D014E		_	180	250	μA	2.0	Fosc = 4 MHz		
		—	320	470	μA	3.0	EC Oscillator Mode		
		—	580	850	μA	5.0			
D015E			340	450	μA	2.0	Fosc = 4 MHz		
			500	780	μA	3.0	INTOSC Mode		
		_	0.8	1.1	mA	5.0			
D016E		_	180	250	μA	2.0	Fosc = 4 MHz		
			320	450	μA	3.0	EXTRC Mode		
		—	580	800	μA	5.0			
D017E			2.1	2.95	mA	4.5	Fosc = 20 MHz		
		_	2.4	3.0	mA	5.0	HS Oscillator Mode		

12.4 DC Characteristics: PIC16F630/676-E (Extended)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

12.5	DC Characteristics: PIC16F630/676-E (Extended)
------	--

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended										
Param	Device Characteristics	Min	Тур†	Max	Units	Conditions				
No.				max	•	VDD	Note			
D020E	Power-down Base Current	_	0.00099	3.5	μΑ	2.0	WDT, BOD, Comparators, VREF,			
	(IPD)		0.0012	4.0	μA	3.0	and T1OSC disabled			
			0.0029	8.0	μA	5.0				
D021E		_	0.3	6.0	μA	2.0	WDT Current ⁽¹⁾			
		_	1.8	9.0	μA	3.0				
			8.4	20	μA	5.0				
D022E		_	58	70	μA	3.0	BOD Current ⁽¹⁾			
		_	109	130	μA	5.0				
D023E		—	3.3	10	μA	2.0	Comparator Current ⁽¹⁾			
		—	6.1	13	μA	3.0				
		—	11.5	24	μA	5.0				
D024E		_	58	70	μA	2.0	CVREF Current ⁽¹⁾			
		_	85	100	μA	3.0				
		—	138	165	μA	5.0				
D025E			4.0	10	μΑ	2.0	T1 Osc Current ⁽¹⁾			
		_	4.6	12	μA	3.0				
		_	6.0	20	μA	5.0				
D026E		_	0.0012	6.0	μA	3.0	A/D Current ⁽¹⁾			
		_	0.0022	8.5	μA	5.0				

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.

12.6 DC Characteristics: PIC16F630/676-I (Industrial), PIC16F630/676-E (Extended)

DC CHARACTERISTICS					-40°C ≤ 1	$\begin{array}{l} -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for extended} \end{array}$				
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions			
		Input Low Voltage								
	VIL	I/O ports								
D030		with TTL buffer	Vss		0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D030A			Vss		0.15 Vdd	V	Otherwise			
D031		with Schmitt Trigger buffer	Vss		0.2 Vdd	V	Entire range			
D032		MCLR, OSC1 (RC mode)	Vss		0.2 Vdd	V				
D033		OSC1 (XT and LP modes)	Vss		0.3	V	(Note 1)			
D033A		OSC1 (HS mode)	Vss		0.3 Vdd	V	(Note 1)			
		Input High Voltage								
	VIH	I/O ports								
D040		with TTL buffer	2.0		Vdd	V	$4.5V \le VDD \le 5.5V$			
D040A			(0.25 VDD+0.8)		Vdd	V	otherwise			
D041		with Schmitt Trigger buffer	0.8 Vdd		Vdd		entire range			
D042		MCLR	0.8 Vdd		Vdd	V				
D043		OSC1 (XT and LP modes)	1.6		Vdd	V	(Note 1)			
D043A		OSC1 (HS mode)	0.7 Vdd		Vdd	V	(Note 1)			
D043B		OSC1 (RC mode)	0.9 Vdd		Vdd	V				
D070	IPUR	PORTA Weak Pull-up Current	50*	250	400*	μA	Vdd = 5.0V, Vpin = Vss			
		Input Leakage Current ⁽³⁾								
D060	lı∟	I/O ports		± 0.1	± 1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance			
D060A		Analog inputs		± 0.1	± 1	μA	$Vss \leq VPIN \leq VDD$			
D060B		VREF		± 0.1	± 1	μΑ	$Vss \leq VPIN \leq VDD$			
D061		MCLR ⁽²⁾		± 0.1	± 5	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$			
D063		OSC1		± 0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration			
		Output Low Voltage					-			
D080	Vol	I/O ports			0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)			
D083		OSC2/CLKOUT (RC mode)			0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)			
		Output High Voltage								
D090	Vон	I/O ports	Vdd - 0.7			V	ІОН = -3.0 mA, VDD = 4.5V (Ind.)			
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7			V	ІОН = -1.3 mA, VDD = 4.5V (Ind.) ІОН = -1.0 mA, VDD = 4.5V (Ext.)			

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC Characteristics: PIC16F630/676-I (Industrial), PIC16F630/676-E (Extended) 12.7 (Cont.)

			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for extended} \end{array}$						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Capacitive Loading Specs on Output Pins							
D100	Cosc2	OSC2 pin	_	_	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins	_	_	50*	pF			
		Data EEPROM Memory							
D120	ED	Byte Endurance	100K	1M		E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
D120A	ED	Byte Endurance	10K	100K		E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$		
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage		
D122	TDEW	Erase/Write cycle time	—	5	6	ms	-		
D123	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated		
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	-	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
		Program FLASH Memory							
D130	Eр	Cell Endurance	10K	100K		E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$		
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage		
D132	VPEW	VDD for Erase/Write	4.5	_	5.5	V			
D133	TPEW	Erase/Write cycle time	_	2	2.5	ms			
D134	Tretd	Characteristic Retention	40	—	-	Year	Provided no other specifications are violated		

Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: See Section 8.5.1 for additional information.

12.8 TIMING PARAMETER SYMBOLOGY


The timing parameter symbols have been created with one of the following formats:

1.	TppS2ppS
----	----------

2. TppS

<u>z. 1pp3</u>			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:	·	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 12-4: LOAD CONDITIONS



12.9 AC CHARACTERISTICS: PIC16F630/676 (INDUSTRIAL, EXTENDED)




TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	37	kHz	LP Osc mode
			DC	—	4	MHz	XT mode
			DC	—	20	MHz	HS mode
			DC	—	20	MHz	EC mode
		Oscillator Frequency ⁽¹⁾	5	_	37	kHz	LP Osc mode
			—	4	—	MHz	INTOSC mode
			DC	—	4	MHz	RC Osc mode
			0.1	—	4	MHz	XT Osc mode
			1	_	20	MHz	HS Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	27	—	∞	μs	LP Osc mode
			50	—	∞	ns	HS Osc mode
			50	—	∞	ns	EC Osc mode
			250	—	∞	ns	XT Osc mode
		Oscillator Period ⁽¹⁾	27		200	μs	LP Osc mode
			—	250	—	ns	INTOSC mode
			250	—	—	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	Tcy = 4/Fosc
3	TosL,	External CLKIN (OSC1) High	2*		—	μS	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	—	—	ns	HS oscillator, Tosc L/H duty cycle
			100 *	—	—	ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	—	_	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
					15*	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1	3.96	4.00	4.04	MHz	VDD = 3.5V, 25°C
		INTOSC Frequency	±2	3.92	4.00	4.08	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5	3.80	4.00	4.20	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \ (IND) \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ (EXT) \end{array}$
F14	Tiosc	Oscillator Wake-up from	—	—	6	8	μs	VDD = 2.0V, -40°C to +85°C
	ST	SLEEP start-up time*	—	—	4	6	μs	VDD = 3.0V, -40°C to +85°C
			—	—	3	5	μs	VDD = 5.0V, -40°C to +85°C
*	These p	parameters are characteriz	zed but not t	ested.			•	•

PRECISION INTERNAL OSCILLATOR PARAMETERS **TABLE 12-2:**

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 12-3: CLROUT AND I/O TIMING REQUIREMENTS	TABLE 12-3 :	CLKOUT AND I/O TIMING REQUIREMENTS
--	---------------------	---

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLOUT↓	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLOUT↑	—	75	200	ns	(Note 1)
12	TckR	CLKOUT rise time	—	35	100	ns	(Note 1)
13	TckF	CLKOUT fall time	—	35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT↓ to Port out valid	—	—	20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKOUT↑	Tosc + 200 ns	—	_	ns	(Note 1)
16	TckH2iol	Port in hold after CLKOUT↑	0	—	_	ns	(Note 1)
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	50	150 *	ns	
				—	300	ns	
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	100	—	—	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0		_	ns	
20	TioR	Port output rise time	—	10	40	ns	
21	TioF	Port output fall time	—	10	40	ns	
22	Tinp	INT pin high or low time	25	—		ns	
23	Trbp	PORTA change INT high or low time	Тсү	—		ns	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4xTosc.






FIGURE 12-8: BROWN-OUT DETECT TIMING AND CHARACTERISTICS




TABLE 12-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT DETECT REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 11	 18	 24	μs ms	VDD = 5V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30	ms ms	VDD = 5V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	72 TBD	132* TBD	ms ms	VDD = 5V, -40°C to +85°C Extended Temperature
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset			2.0	μS	
	Bvdd	Brown-out Detect Voltage	2.025	_	2.175	V	
		Brown-out Hysteresis	TBD	—	_	—	
35	Твор	Brown-out Detect Pulse Width	100*	_	_	μs	$VDD \le BVDD (D005)$

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 12-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High P Ise	Width No Prescaler		0.5 Tcy + 20			ns	
				With Prescaler	10			ns	
41*	Tt0L	T0CKI Lo P Ise	Width	No Prescaler	0.5 TCY + 20			ns	
				With Prescaler	10			ns	
42*	TtOP	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N			ns	N = prescale al e (2, 4,, 256)
45*	Tt1H	T1CKI High Time	S nchrono s, No Prescaler S nchrono s, ith Prescaler As nchrono s		0.5 TCY + 20			ns	
					15			ns	
					30			ns	
46*	Tt1L	T1CKI Lo Time	S nchrono s, No Prescaler		0.5 TCY + 20			ns	
			S nchrono s, ith Prescaler		15			ns	
			As nchrono s		30			ns	
47*	Tt1P	T1CKI Inp t Period	S nchrono s		Greater of: 30 or <u>Tcy + 40</u> N			ns	N = prescale al e (1, 2, 4, 8)
			As nchrono s		60			ns	
	Ft1		np t freq enc range b setting bit T1OSCEN)		DC		200*	kН	
48	TCKEZtmr1	Dela from e terna	al clock edge to ti	mer increment	2 Tosc*		7 Tosc*		

These parameters are characteri ed b t not tested.

Data in 'T p' col mn is at 5V, 25 C nless other ise stated. These parameters are for design g idance onl and are not tested.

TABLE 12-6: COMPARATOR SPECIFICATIONS

Comparate	or Specifications	Standard Operating Conditions -40°C to +125°C (unless otherwise stated)							
Sym	Characteristics	Min	Тур	Мах	Units	Comments			
Vos	Input Offset Voltage	_	± 5.0	± 10	mV				
Vсм	Input Common Mode Voltage	0		Vdd - 1.5	V				
CMRR	Common Mode Rejection Ratio	+55*			db				
Trt	Response Time ⁽¹⁾	_	150	400*	ns				
TMC2COV	Comparator Mode Change to Output Valid	—	_	10*	μS				

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 12-7: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Voltage I	Reference Specifications			Conditions ess otherwise	stated)	
Sym	Characteristics	Min	Тур	Max	Units	Comments
	Resolution	_	VDD/24* VDD/32	_	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)
	Absolute Accuracy	_	_	± 1/2* ± 1/2*	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)
	Unit Resistor Value (R)	—	2k*		Ω	
	Settling Time ⁽¹⁾	—	—	10*	μS	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution	_	_	10 bits	bit	
A02	Eabs	Total Absolute Error*	—	_	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error	_	—	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error		_	±1	LSb	No missing codes to 10 bits VREF = 5.0V
A05	EFS	Full Scale Range	2.2*	_	5.5*	V	
A06	EOFF	Offset Error	_	_	±1	LSb	VREF = 5.0V
A07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.0V
A10	—	Monotonicity	_	g aranteed ⁽³⁾	_	—	$VSS \leq VAIN \leq VREF+$
A20 A20A	VREF	Reference Voltage	2.0 2.5	_	 Vdd + 0.3	V	Absolute minimum to ensure 10-bit accuracy
A21	Vref	Reference V High (VDD or VREF)	Vss	—	Vdd	V	
A25	VAIN	Analog Input Voltage	Vss	_	VREF	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	
A50	IREF	VREF Input Current ⁽²⁾	10	—	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN.
			—	—	10	μΑ	During A/D conversion cycle.

	TABLE 12-8:	PIC16F676 A/D CONVERTER CHARACTERISTICS:
--	-------------	--

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from External VREF or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.




FIGURE 12-10:

TABLE 12-9:	PIC16F676 A/D CONVERSION REQUIREMENTS


Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
130	TAD	A/D Clock Period	1.6	_	—	μs	Tosc based, VREF \geq 3.0V
			3.0*	—	—	μs	Tosc based, VREF full range
130	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	_	TAD	Set GO bit to new data in A/D result register
132	TACQ	Acquisition Time	(Note 2)	11.5	—	μs	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled volt- age (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Table 7-1 for minimum conditions.



Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	1.6	—	_	μs	$VREF \ge 3.0V$
			3.0*	—	_	μs	VREF full range
130	TAD	A/D Internal RC					ADCS<1:0> = 11 (RC mode)
		Oscillator Period	3.0*	6.0	9.0*	μs	At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	TCNV	Conversion Time	—	11		TAD	
		(not including Acquisition Time) ⁽¹⁾					
132	TACQ	Acquisition Time	(Note 2)	11.5	_	μs	
			5*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2 + Tcy			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Table 7-1 for minimum conditions.


NOTES:


13.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.












© 2003 Microchip Technolog Inc.















FIGURE 13-6: MAXIMUM IPD vs. VDD OVER TEMP (+125°C)















FIGURE 13-10: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+85°C)







FIGURE 13-11: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+125°C)








FIGURE 13-14: TYPICAL IPD WITH WDT ENABLED vs. VDD OVER TEMP (-40°C TO +125°C)




FIGURE 13-15: MAXIMUM AND MINIMUM INTOSC FREQ vs. TEMPERATURE WITH 0.1μ F AND 0.01μ F DECOUPLING (VDD = 3.5V)






FIGURE 13-16: MAXIMUM AND MINIMUM INTOSC FREQ vs. VDD WITH 0.1μ F AND 0.01μ F DECOUPLING (+25°C)








NOTES:

14.0 PACKAGING INFORMATION

14.1 Package Marking Information




Legend	: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

14.2 **Package Details**

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




		INCHES*		MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

14-Lead Plastic Small Outline (SL) – Narrow, 150 mil (SOIC)



	Units	INCHES*		MILLIMETERS			
Dime	ension Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Osustas III a Demonstration							

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)

Number of deo502 0 TD0 T206	0 TD-01 Pack	age Length	14			0.tb#ss1.10	0.90
Pitch	р		.026			0.65	
Overall Height	А			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	E	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added characterization graphs.

Updated specifications.

Added notes to indicate Microchip programmers maintain all calibration bits to factory settings and the PIC16F676 ANSEL register must be initialized to configure pins as digital I/O.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC16F630/676 devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Feature	PIC16F630	PIC16F676
A/D	No	Yes

APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

APPENDIX D: MIGRATING FROM OTHER PICmicro® DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC16F6XX family of devices.

D.1 PIC12C67X to PIC12F6XX

PIC12C67X	PIC16F6XX
10 MHz	20 MHz
2048 bytes	1024 bytes
8-bit	10-bit
16 bytes	64 bytes
5	8
Ν	Y
RA0/1/3	RA0/1/2/4/5
RA0/1/3	RA0/1/2/3/4/5
Ν	Y
	10 MHz 2048 bytes 8-bit 16 bytes 5 N RA0/1/3 RA0/1/3

TABLE 1: FEATURE COMPARISON

Note:	This device has been designed to perform
	to the parameters of its data sheet. It has
	been tested to an electrical specification
	designed to determine its conformance
	with these parameters. Due to process
	differences in the manufacture of this
	device, this device may have different
	performance characteristics than its earlier
	version. These differences may cause this
	device to perform differently in your
	application than the earlier version of this
	device.

INDEX

A
A/D
Acq isition Req irements47
Block Diagram
Calc lating Acq isition Time47
Config ration and Operation43
Effects of a RESET
Internal Sampling S itch (Rss) Impedance
Operation D ring SLEEP
PIC16F675 Con erter Characteristics
So rce Impedance47
S mmar of Registers48
Absol te Ma im m Ratings 85
AC Characteristics
Ind strial and E tended96
Analog Inp t Connection Considerations40
Analog-to-Digital Con erter. See A/D
Assembler
MPASM Assembler79
В
Block Diagram
TMR0/WDT Prescaler
Block Diagrams
Analog Inp t Mode
Analog Inp t Model
Comparator O tp t40
Comparator Voltage Reference
On-Chip Reset Circ it
RA0 and RA1 Pins
RA2
RA3
RA424
RA5
RC Oscillator Mode
RC0/RC1/RC2/RC3 Pins
RC4 AND RC5 Pins26
Timer1
Watchdog Timer67
Bro n-o t
Associated Registers60
Bro n-o t Detect (BOD)
Bro n-o t Detect Timing and Characteristics
C
-
C Compilers
MPLAB C17
MPLAB C18
Calibrated Internal RC Freq encies
CLKOUT
Code E amples
Changing Prescaler
Data EEPROM Read
Data EEPROM Write
Initiali ing PORTA
Initiali ing PORTA
Sa ing STATUS and W Registers in RAM
Write Verif
Code Protection
Comparator
Associated Registers
Config ration
Effects of a RESET
I/O Operating Modes
Interr pts

Operation	
Operation D ring SLEEP	41
O tp t	
Reference	
Response Time	
Comparator Specifications	
Comparator Voltage Reference Specifications	
Config ration Bits	
Config ring the Voltage Reference	
Cr stal Operation	55
D	
Data EEPROM Memor	
Associated Registers/Bits	52
Code Protection	
EEADR Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
Data Memor Organi ation	/
DC Characteristics	0.0
E tended and Ind strial Ind strial	
Deb gger	
Demonstration Boards	09
PICDEM 1	82
PICDEM 17	
PICDEM 18R PIC18C601/801	
PICDEM 2 PI s	
PICDEM 3 PIC16C92X	82
PICDEM LIN PIC16C43X	83
PICDEM USB PIC16C7X5	83
PICDEM.net Internet/Ethernet	
De elopment S pport	79
De ice Differences	
De ice Migrations	
De ice O er ie	o
E	
EEPROM Data Memor	
Reading	
Sp rio s Write	
Write Verif	
Writing	
Electrical Specifications E al ation and Programming Tools	00 00
	00
F	
Firm are Instr ctions	71
G	
General P rpose Register File	7
1	
ID Locations	60
In-Circ it Serial Programming	
In-Circ it Serial Programming Indirect Addressing, INDE and ESR Registers	69
Indirect Addressing, INDF and FSR Registers	69 18
In-Circ it Serial Programming Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set	69 18 71
Indirect Addressing, INDF and FSR Registers Instr ction Format	69 18 71 71
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set	69 18 71 71 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW	69 71 71 71 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW ANDWF	69 18 71 71 73 73 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW ANDWF BCF	69 71 71 73 73 73 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW BCF BSF	69 71 71 73 73 73 73 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW BCF BSF BTFSC	69 71 71 73 73 73 73 73 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS	69 71 71 73 73 73 73 73 73 73 73
Indirect Addressing, INDF and FSR Registers Instr ction Format Instr ction Set ADDLW ADDWF ANDLW BCF BSF BTFSC	69 71 71 73 73 73 73 73 73 73 73

CLRW	
CLRWDT7	
COMF	
DECF	
DECFSZ7	
GOTO	
INCF	
INCFS2	
IORUW	
MOVF	
MOVI	
MOVWF	
NOP 7	
RETFIE	-
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF7	
SWAPF7	8
XORLW7	8
XORWF7	8
S mmar Table7	2
Internal 4 MH Oscillator5	6
Internal Sampling S itch (Rss) Impedance4	7
Interr pts6	3
A/D Con erter6	5
Comparator6	5
Conte t Sa ing6	6
PORTA6	5
RA2/INT6	
S mmar of Registers6	
TMR06	5
M	
MCLR	~
Memor Organi ation	ъ
	8
Data EEPROM Memor4	9
	9
Data EEPROM Memor4 Migrating from other PICmicro De ices	9 2 0
Data EEPROM Memor	9 2 0
Data EEPROM Memor4 Migrating from other PICmicro De ices	9 2 0
Data EEPROM Memor	9 2 0 1
Data EEPROM Memor	9 2 1 1
Data EEPROM Memor	9 2 0 1 1
Data EEPROM Memor	9 2 0 1 1 9
Data EEPROM Memor	9 2 0 1 1 9
Data EEPROM Memor	9 2 0 1 1 9
Data EEPROM Memor	9 2 0 1 1 9 0
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger 8 MPLAB ICE 2000 High Performance Uni ersal 1 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 MPLAB Integrated De elopment En ironment Soft are	9201 1 90
Data EEPROM Memor	9201 1 190 15
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 7 OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5	9201 1 190 15
Data EEPROM Memor	9201 1 190 158
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB INtegrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P Packaging	9201 1 190 158 7
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P Packaging 11 Details 11	9201 1 190 158 78
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLAB Integrated De elopment En ironment Soft are 7 OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11	9201 1 190 158 787
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLAB Integrated De elopment En ironment Soft are 7 OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11	9201 1 190 158 7877
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 1 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 1 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11 CL and PCLATH 1 Comp ted GOTO 1	9201 1 190 158 78777
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11 Comp ted GOTO 1 Stack 1	9201 1 190 158 787777
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11 PLC and PCLATH 1 Comp ted GOTO 1 Stack 1 PICkit 1 FLASH Starter Kit 8	9201 1 190 158 787773
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11 PLC and PCLATH 1 Comp ted GOTO 1 Stack 1 PICkit 1 FLASH Starter Kit 8 PICSTART PI s De elopment Programmer 8	9201 1 190 158 787773
Data EEPROM Memor 4 Migrating from other PICmicro De ices 12 MPLAB ASM30 Assembler, Linker, Librarian 8 MPLAB ICD 2 In-Circ it Deb gger. 8 MPLAB ICE 2000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB ICE 4000 High Performance Uni ersal 8 In-Circ it Em lator 8 MPLAB Integrated De elopment En ironment Soft are 7 MPLINK Object Linker/MPLIB Object Librarian 8 O O OPCODE Field Descriptions 7 Oscillator Config rations 5 Oscillator Start- p Timer (OST) 5 P 11 Details 11 Marking 11 PLC and PCLATH 1 Comp ted GOTO 1 Stack 1 PICkit 1 FLASH Starter Kit 8	9201 1 190 158 7877731

PORTA
Additional Pin F nctions 19
Interr pt-on-Change 20
Weak P II- p 19
Associated Registers
Pin Descriptions and Diagrams
PORTA and TRISIO Registers
PORTC
Associated Registers
Po er-Do n Mode (SLEEP)
Po er-on Reset (POR)
Po er- p Timer (PWRT)
Prescaler
S itching Prescaler Assignment
PRO MATE II Uni ersal De ice Programmer
Program Memor Organi ation7
Programming, De ice Instr ctions
R
RC Oscillator
Registers
ADCON0 (A/D Control)
ADCON1
CMCON (Comparator Control)
CONFIG (Config ration Word)
EEADR (EEPROM Address)
EECON1 (EEPROM Control)
EEDAT (EEPROM Data)
INTCON (Interr pt Control) 13
IOCA (Interr pt-on-Change PORTA)
Maps
PIC16F6308
PIC16F6768
OPTION_REG (Option) 12, 30
OSCCAL (Oscillator Calibration) 16
PCON (Po er Control) 16
PIE1 (Peripheral Interr pt Enable 1) 14
PIR1 (Peripheral Interr pt 1) 15
PORTC
STATUS
T1CON (Timer1 Control)
TRISC
VRCON (Voltage Reference Control)
RESET
Re ision Histor
-
S
Soft are Sim lator (MPLAB SIM)
Soft are Sim lator (MPLAB SIM30)
Special Feat res of the CPU
Special F nction Registers
Т
Time-o t Seq ence
Timer0
Associated Registers 31
E ternal Clock 30
Interr pt
Operation
T0CKI
Timer1
Associated Registers
Associated Registers
Associated Registers

Modes of Operations33Operation D ring SLEEP35Oscillator35Prescaler33Timer1 Mod le ith Gate Control32
Timing Diagrams
CLKOUT and I/O98
E ternal Clock96
INT Pin Interr pt65
PIC16F675 A/D Con ersion (Normal Mode)104
PIC16F675 A/D Con ersion Timing
(SLEEP Mode)
RESET, Watchdog Timer, Oscillator Start- p
Timer and Po er- p Timer
Time-o t Seq ence on Po er- p (MCLR not Tied to
VDD)
Case 1
Case 2
Time-o t Seq ence on Po er- p
(MCLR Tied to VDD)62 Timer0 and Timer1 E ternal Clock
Timer1 Incrementing Edge
Timing Parameter S mbolog
5
V
Voltage Reference Acc rac /Error
W
Watchdog Timer
S mmar of Registers
Watchdog Timer (WDT)
WWW, On-Line S pport

NOTES:

SYSTEMS INFORMATION AND

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
Fron	n: Name							
	Company							
	City / State / ZIP / Country							
	Telephone: ()	FAX: ()						
Appl	lication (optional):							
Would you like a reply?YN								
Device: PIC16F630/676 Literature Number: DS40039C								
Questions:								
1.	1. What are the best features of this document?							
-								
-								
2.	How does this document meet your h	nardware and software development needs?						
-								
- -	Do you find the experimentian of this d							
3.	Do you find the organization of this d	you find the organization of this document easy to follow? If not, why?						
-								
4.	What additions to the document do y	ou think would enhance the structure and subject?						
-								
-								
5.	What deletions from the document co	buld be made without affecting the overall usefulness?						
-								
4	le there any incorrect or micloading in	aformation (what and whata)?						
6.	Is there any incorrect or misleading ir							
-								
7.	How would you improve this docume	nt?						
-								

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or deli er, refer to the factor or the listed sales office.

PART NO.	X	/ XX	xxx	Ex	amples:
Device	Temperature Range	Package	Pattern	a)	PIC16F630 – E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301 PIC16F676 – I/SO = Industrial Temp., SOIC
Device	: Standard Vt T: (Tape and R	D range leel)			package, 20 MHz
Temperature Range		0°C to +85°C 0°C to +125°C			
Package	SN =	PDIP SOIC (Gull wing TSSOP(4.4 mm	g, 150 mil body))		
Pattern	3-Digit Pattern	Code for QTP	(blank otherwise)		

* JW De ices are UV erasable and can be programmed to an de ice config ration. JW De ices meet the electrical req irement of each oscillator t pe.

Sales and Support

Data Sheets

Prod cts s pported b a preliminar Data Sheet ma ha e an errata sheet describing minor operational differences and recommended orkaro nds. To determine if an errata sheet e ists for a partic lar de ice, please contact one of the follo ing:

- 1. Yo r local Microchip sales office
- 2. The Microchip Corporate Literat re Center U.S. FAX: (480) 792-7277
- 3. The Microchip World ide Site (.microchip.com)

Please specif hich de ice, re ision of silicon and Data Sheet (incl de Literat re #) o are sing.

New Customer Notification System

Register on o r eb site (...incrochip.com/cn) to recei e the most c rrent information on o r prod cts.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road

Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-089-627-144-100 Fax: 49-089-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle

505 Eskdale Koad Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

02/12/03