

PIC16F/LF720/721 Flash Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F720
- PIC16LF720
- PIC16F721
- PIC16LF721

1.0 OVERVIEW

The PIC16F/LF720 and PIC16F/LF721 devices are programmed using In-Circuit Serial Programming[™] (ICSP[™]). This programming specification applies to the PIC16F/LF720 and PIC16F/LF721 devices in all packages.

With the exception of memory size and the voltage regulator, all other aspects of the PIC16F/LF720 and PIC16F/LF721 devices are identical.

TABLE 1-1: PIN DESCRIPTIONS DURING PROGRAMMING

Pin Name	During Programming					
Pin Name	Function	Pin Type	Pin Description			
RA1	ICSPCLK	Ι	Clock Input – Schmitt Trigger Input			
RA0	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input			
MCLR/Vpp	Program/Verify mode	P ⁽¹⁾	Program Mode Select/Programming power supply			
Vdd	Vdd	Р	Power Supply			
Vss	Vss	Р	Ground			

Legend: I = Input, O = Output, P = Power

Note 1: To activate the Program/Verify mode, high voltage needs to be applied to MCLR/VPP input. Since the MCLR /VPP is used for a level source, MCLR/VPP does not draw any significant current.

1.1 Hardware Requirements

PIC16F/LF720 and PIC16F/LF721 devices require one power supply for VDD and one for MCLR/VPP. (See **Section 8.0** "**Electrical Specifications**" for more details.)

1.2 Pin Utilization


Five pins are needed for ICSP[™] programming. The pins are listed in Table 1-1.

2.0 DEVICE PINOUTS

The pin diagrams for the PIC16F/LF720 and PIC16F/ LF721 family are shown in Figure 2-1 and Figure 2-2. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.


FIGURE 2-1: 20-PIN DIAGRAM FOR PIC16F/LF720 AND PIC16F/LF721

PDIP, SOIC, SSOP




Note 1: Pin function is controlled by CAPEN bit of Configuration Word 2.







3.0 MEMORY MAP

The memory for the PIC16F/LF720 and PIC16F/LF721 devices is broken into two sections: program memory and configuration memory. The size of the program memory and the configuration memory is different between devices.







3.1 User ID Location

A user may store identification information (user ID) in four designated locations. The user ID locations are mapped to 2000h-2003h. Each location is 14 bits in length. Code protection has no effect on these memory locations. Each location may be read with code protection enabled or disabled.

Note:	MPLAB [®] IDE only displays the 7 Least
	Significant bits (LSb) of each user ID
	location, the upper bits are not read. It is
	recommended that only the 7 LSbs be
	used if MPLAB IDE is the primary tool
	used to read these addresses.

3.2 Device ID

The device ID word for the PIC16F/LF720 and the PIC16F/LF721 is located at 2006h. This location cannot be erased or modified.

REGISTER 3-1: DEVICEID: DEVICE ID REGISTER⁽¹⁾

R-q	R-q	R-q	R-q	R-q	R-q	R-q
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2
bit 13						bit 7
R-q	R-q	R-q	R-q	R-q	R-q	R-q

R-q	R-q	R-q	R-q	R-q	R-q	R-q
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 6						bit 0

Legend:	P = Programmable bit	U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13-5DEV<8:0>: Device ID bits
These bits are used to identify the part number.bit 4-0REV<4:0>: Revision ID bits
These bits are used to identify the revision.

Note 1: This location cannot be written.

TABLE 3-1: DEVICE ID VALUES

DEVICE	DEVICE ID VALUES							
DEVICE	DEV	REV						
PIC16F720	01 1100 0000	x xxxx						
PIC16F721	01 1100 0010	x xxxx						
PIC16LF720	01 1100 0100	x xxxx						
PIC16LF721	01 1100 0110	x xxxx						

3.3 Configuration Words

The PIC16F/LF720 and PIC16F/LF721 have two Configuration Words, Configuration Word 1 (2007h) and Configuration Word 2 (2008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

3.4 Calibration Words

For the PIC16F/LF720 and PIC16F/LF721 devices, the 16 MHz internal oscillator (INTOSC) and the Brown-out Reset (BOR) are factory calibrated and stored in Calibration Words 1 and 2 (2009h and 200Ah).

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

R/F	P-1	R/P-1	U-1	U-1	R/P-0	R/P-0	U-1
DEBL	JG ⁽¹⁾	PLLEN	_	—	BOREN1	BOREN0	—
oit 13							bit
R/F		R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1
	P	MCLRE	PWRTE	WDTEN	—	FOSC1	FOSC0
bit 6							bit
Legend			W = Writable bit			0 = Bit is cleared	
-	dable bit	t	1 = Bit is set			x = Bit is unknow	'n
-n = Valu	ue for bla	ank device	U = Unimpleme	nted bit, read as	'1'		
bit 13 bit 12	0 = B 1 = B	Ų	igger is enabled igger is disabled				
		NTOSC Frequen	icy is 500 kHz icy is 16 MHz (32:	x)			
bit 11-10		lemented: Read	•				
bit 9-8	-		out Reset Enable	bits (2)			
	10 = B		disabled (Precon enabled during o enabled		abled in Sleep		
bit 7	Unimp	lemented: Read	d as '1'				
bit 6	CP: Flash Program Memory Code Protection bit PIC16F720/721 0 = 0000h to 07FFh/0FFFh code protection on 1 = Code protection off						
bit 5	MCLRE: RA3/MCLR/VPP Pin Function Select bit 1 = RA3/MCLR/VPP pin function is MCLR; Weak pull-up enabled. 0 = RA3/MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up disabled						
bit 4	PWRTE: Power-up Timer Enable bit 0 = PWRT enabled 1 = PWRT disabled						
bit 3	WDTEN: Watchdog Timer Enable bit 0 = WDT disabled 1 = WDT enabled						
bit 2	Unimplemented: Read as '1'						
bit 1-0	11 = E 10 = E 01 = IN	C oscillator: I/O ITOSC oscillato	Selection bits O function on RA function on RA4/ r: CLKO function ator: I/O function of	CLKO pin, CLKI on RA4/CLKO p	on RA5/CLKI in, I/O function o	n RA5/CLKI	
		ig bit is ignored					

REGISTER 3-3: CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1
_	_	_	—	_	_	—
bit 13		·	•	·		bit 7
U-1	U-1	R/P-1	U-1	U-1	R/P-1	R/P-1
_	—	VCAPEN	—	_	WRT1	WRT0
bit 6		·	•	·		bit 0
Legend:		W = Writable bit	t		0 = Bit is cleared	d
R = Readable bit 1 = Bit is set				x = Bit is unknown		

bit 13-5 **Unimplemented:** Read as '1'

-n = Value for blank device

bit 4 VCAPEN⁽¹⁾: Voltage Regulator Capacitor Enable bits

0 = VCAP functionality is enabled on RA2. (VDDCORE is connected to the pad)

1 = All VCAP pin functions are disabled (Erased or Preconditioned State)

U = Unimplemented bit, read as '1'

bit 3-2 Unimplemented: Read as '1'

bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits

2 kW Flash memory: PIC16F/LF720 :

- 11 = Write protection off
- 10 = 000h to 1FFh write protected, 200h to 7FFh may be modified by PMCON control
- 01 = 000h to 3FFh write protected, 400h to 7FFh may be modified by PMCON control
- 00 = 000h to 7FFh write protected, no addresses may be modified by PMCON control
- 4 kW Flash memory: PIC16F/LF721:
 - 11 = Write protection off

10 = 000h to 1FFh write protected, 200h to FFFh may be modified by PMCON control

- 01 = 000h to 7FFh write protected, 800h to FFFh may be modified by PMCON control
- 00 = 000h to FFFh write protected, no addresses may be modified by PMCON control

Note 1: For the PIC16F720/721 only.

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode, both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs and the address is cleared.

4.1 Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode:

- VPP First entry mode
- VDD First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD from 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when the Configuration Word has MCLR

disabled (MCLRE = 0), the power-up time is disabled (PWRTE = 0), the internal oscillator is selected (Fosc = 10x), and RA0 and RA1 are driven by the user application, the device will execute code. Since this may prevent entry, VPP-First Entry mode is strongly recommended. See the timing diagram in Figure 8-2.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method, the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device, when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-1.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take MCLR to VDD or lower (VIL). See Figures 8-3 and 8-4.

4.2 Program/Verify Commands

The PIC16F/LF720 and PIC16F/LF721 implement 10 programming commands, each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.


TABLE 4-1: COMMAND MAPPING FOR PIC16F/LF720 AND PIC16F/LF721

Command				Data/Note				
		Binary (MSb … LSb)					Hex	
Load Configuration	х	0	0	0	0	0	00h	0, data (14), 0
Load Data For Program Memory	х	0	0	0	1	0	02h	0, data (14), 0
Read Data From Program Memory	х	0	0	1	0	0	04h	0, data (14), 0
Increment Address	х	0	0	1	1	0	06h	
Reset Address	х	1	0	1	1	0	16h	
Begin Internally Timed Programming	х	0	1	0	0	0	08h	
Begin Externally Timed Programming	х	1	1	0	0	0	18h	
End Externally Timed Programming	х	0	1	0	1	0	0Ah	
Bulk Erase Program Memory	х	0	1	0	0	1	09h	Internally Timed
Row Erase Program Memory	х	1	0	0	0	1	11h	Internally Timed

4.2.1 LOAD CONFIGURATION

The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 2000h and loads the data latches with one word of data (see Figure 4-1). After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.


The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.



4.2.2 LOAD DATA FOR PROGRAM MEMORY

The Load Data for Program Memory command is used to load one 14-bit word into the data latches. The word programs into program memory after the Begin Internally Timed Programming or Begin Externally Timed Programming command is issued (see Figure 4-2).






4.2.3 **READ DATA FROM PROGRAM** MEMORY

The Read Data from Program Memory command will transmit data bits out of the program memory map currently accessed, starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the first falling clock edge, and it will revert to Input mode (high-impedance) after the 16th falling edge of the clock. If the program memory is code-protected (\overline{CP}) , the data will be read as zeros (see Figure 4-3).


FIGURE 4-3: **READ DATA FROM PROGRAM MEMORY**



4.2.4 **INCREMENT ADDRESS**

The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and reenter it.


If the address is incremented from address 1FFFh, it will wrap-around to location 0000h. If the address is incremented from 3FFFh, it will wrap-around to location 2000h.



4.2.5 RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.






4.2.6 BEGIN INTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. An internal timing mechanism executes the write. The user must allow for the program cycle time, TPINT, for the programming to complete.

The End Externally Timed Programming command is not needed when the Begin Internally Timed Programming is used to start the programming.

The program memory address that is being programmed is not erased prior to being programmed.

FIGURE 4-6: BEGIN INTERNALLY TIMED PROGRAMMING




4.2.7 BEGIN EXTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. To complete the programming, the End Externally Timed Programming command must be sent in the specified time window defined by TPEXT. The program memory address that is being programmed is not erased prior to being programmed.

The Begin Externally Timed Programming command cannot be used for programming the Configuration Words (see Figure 4-7).






4.2.8 END EXTERNALLY TIMED PROGRAMMING

This command is required after a Begin Externally Timed Programming command is given. This command must be sent within the time window specified by TPEXT after the Begin Externally Timed Programming command is sent.

After sending the End Externally Timed Programming command, an additional delay (TDIS) is required before sending the next command. This delay is longer than the delay ordinarily required between other commands (see Figure 4-8).

FIGURE 4-8: END EXTERNALLY TIMED PROGRAMMING



4.2.9 BULK ERASE PROGRAM MEMORY

The Bulk Erase Program Memory command performs two different functions dependent on the current state of the address.

Address 0000h-1FFFh:

Program Memory is erased

Configuration words are erased

Address 2000h-2008h:


Program Memory is erased

Configuration Words are erased

User ID Locations are erased

A Bulk Erase Program Memory command should not be issued when the address is greater than 2008h.

FIGURE 4-9: BULK ERASE PROGRAM MEMORY



4.2.10 ROW ERASE PROGRAM MEMORY

This command erases the 32-word row of program memory pointed to by PC<13:5>. If the program memory array is protected ($\overline{CP} = 0$) or the PC points to the configuration memory (> 0x2000), the command is ignored. When the address is 2000h-2008h, the Row Erase Program Memory command will only erase the user ID locations, regardless of the configuration bit \overline{CP} setting.

After receiving the Row Erase Program Memory command, the erase will not be complete until the time interval, TERAR has expired.




FIGURE 4-10: ROW ERASE PROGRAM MEMORY

After receiving the Bulk Erase Program Memory command, the erase will not complete until the time interval, TERAB, has expired.

Note: The code protection Configuration bit (CP) has no effect on the Bulk Erase Program Memory command.


5.0 PROGRAMMING ALGORITHMS

The PIC16F/LF720 and PIC16F/LF721 devices have the capability of storing 32 14-bit words in its data latches. The data latches are internal to the PIC16F/ LF720 and PIC16F/LF721 devices and are only used for programming. The data latches allow the user to program up to 32 program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming or Begin Internally Timed Programming or given.


The data latches are aligned with the 5 LSb of the address. The address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross a physical 32-word boundary. For example, attempting to write from address 0002h-0021h will result in data being written to 0020h-003Fh.


If more than 32 data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.


















FIGURE 5-5: CONFIGURATION MEMORY PROGRAM FLOWCHART



Advance Information



6.0 CODE PROTECTION

Code protection is controlled using the \overline{CP} bit in Configuration Word 1. When code protection is enabled, all program memory locations 0000h-0FFFh for the PIC16F/LF720 and 0000h-07FFh for the PIC16F/LF721 will read as '0' and further programming of the program memory is disabled. Program memory can still be read by user code during program execution.

The user ID locations and Configuration Words can be programmed and read out regardless of the code protection settings.

6.1 Enabling Code Protection

Code protection is enabled by programming the \overline{CP} bit in Configuration Word 1 to '0'.

6.2 Disabling Code Protection

The only way to disable code protection is to use the Bulk Erase Program Memory command.

7.0 HEX FILE USAGE

In the hex file there are two bytes per program word stored in the Intel[®] INH8M hex format. Data is stored LSB first, MSB second. Because there are two bytes per word, the addresses in the hex file are 2x the address in program memory. (Example: The Configuration Word 1 is stored at 2007h on the PIC16F/LF720 and PIC16F/LF721. In the hex file this will be at location 400Eh-400Fh).

7.1 Configuration Word

To allow portability of code, it is strongly recommended that the programmer is able to read the Configuration Words and user ID locations from the hex file. If the Configuration Words information was not present in the hex file, a simple warning message may be issued. Similarly, while saving a hex file, Configuration Words and user ID information should be included.

7.2 Device ID and Revision

If a device ID is present in the hex file at 400Ch-400Dh (2006h on the part), the programmer should verify the device ID (excluding the revision) against the value read from the part. On a mismatch condition, the programmer should generate a warning message.

7.3 Checksum Computation

The checksum is calculated by two different methods, dependent on the setting of the \overline{CP} Configuration bit.

TABLE 7-1:	CONFIGURATION WORD
	MASK VALUES

Device	Config. Word 1 Mask	Config. Word 2 Mask
PIC16F720	337Bh	0013h
PIC16LF720	337Bh	0003h
PIC16F721	337Bh	0013h
PIC16LF721	337Bh	0003h

7.3.1 CODE PROTECTION DISABLED

With the code protection disabled, the checksum is computed by reading the contents of the PIC16F/ LF720 and PIC16F/LF721 program memory locations and adding up the program memory data, starting at address 0000h, up to the maximum user addressable location, 0FFFh for the PIC16F/LF720 and 07FFh for the PIC16F/LF721. Any Carry bit exceeding 16 bits are neglected. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unused Configuration bits are masked to '0'. See Table 7-1 for Configuration Word Mask Values.

Example 7-1 through Example 7-4 shown below are for a blank device and for a device with 00AAh at the first and last program memory locations.

EXAMPLE 7-1: CHECKSUM COMPUTED WITH CODE PROTECTION DISABLED (PIC16F720), BLANK DEVICE

PIC16F720	Sum of Memory	addresses 0000h-07FFh ⁽¹⁾	F800h	
	Configuration Wo	ord 1 ⁽²⁾	3FFFh	
	Configuration Wo	ord 1 mask ⁽³⁾	337Bh	
	Configuration Wo	ord 2 ⁽²⁾	3FFFh	
	Configuration Wo	ord 2 mask ⁽³⁾	0013h	
	Checksum	= F800h + (3FFFh and 33	37Bh) + (3FFFh and 0013h)	
		= F800h + 337Bh + 0013	h	
		= 2B8Eh		
Note 1:	Sum of Memory addruct truncated to 16 bits.	um of Memory addresses = (Total number of program memory address locations) x (3FFFh) = F800h, uncated to 16 bits.		
2:	Configuration Word 1	and 2 = all bits are '1'; thus, co	ode-protect is disabled.	
3:	Configuration Word 1	and 2 Mask = all bits are set to	o '1', except for unimplemented bits that are '0'.	

EXAMPLE 7-2: CHECKSUM COMPUTED WITH CODE PROTECTION DISABLED (PIC16LF720), 00AAh AT FIRST AND LAST ADDRESS

PIC16LF720	Sum of Memory add	esses 0000h-07FFh ⁽¹⁾	7956h		
	Configuration Word 1	(2)	3FFFh		
	Configuration Word	mask ⁽³⁾	337Bh		
	Configuration Word 2 ⁽²⁾		3FFFh		
	Configuration Word 2	: mask ⁽⁴⁾	0003h		
	Checksum	= 7956h + (3FFFh and 337Bh	n) + (3FFFh and 0003h)		
		= 7956h + 337Bh + 0003h			
		= ACD4h			
Note 1: Tot	tal number of program	memory address locations: 07	'FFh + 1 = 0800h. Then. 0800h - 2 = 07FEh.		

- Note 1: Total number of program memory address locations: 07FFh + 1 = 0800h. Then, 0800h 2 = 07FEh. Thus, [(07FEh x 3FFFh) + (2 x 00AAh)] = 7956h, truncated to 16 bits.
 - **2**: Configuration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.
 - **3:** Configuration Word 1 Mask = all Configuration Word bits are set to '1', except for unimplemented bits that are '0'.
 - **4:** On the PIC16LF720 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

EXAMPLE 7-3: CHECKSUM COMPUTED WITH CODE PROTECTION DISABLED (PIC16F721), BLANK DEVICE

PIC16F721	Sum of Memory addresses 000)0h-0FFFh ⁽¹⁾ F000h
	Configuration Word 1 ⁽²⁾	3FFFh
	Configuration Word 1 mask ⁽³⁾	337Bh
	Configuration Word 2 ⁽²⁾	3FFFh
	Configuration Word 2 mask ⁽³⁾	0013h
	Checksum = F000h	+ (3FFFh and 337Bh) + (3FFFh and 0013h)
	= F000h	+ 337Bh + 0013h
	= 56F6h	
Note 1:	Sum of Memory addresses = (Total truncated to 16 bits.	number of program memory address locations) x (3FFFh) = F800h,

- 2: Configuration Word 1 and 2 = all bits are '1'; thus, code-protect is disabled.
- 3: Configuration Word 1 and 2 Mask = all bits are set to '1', except for unimplemented bits that are '0'.

EXAMPLE 7-4: CHECKSUM COMPUTED WITH CODE PROTECTION DISABLED (PIC16LF721), 00AAh AT FIRST AND LAST ADDRESS

PIC16LF72	1 Sum of Memory	addresses 0000h-0FFFh ⁽¹⁾	7156h
	Configuration W	ord 1 ⁽²⁾	3FFFh
	Configuration W	ord 1 mask ⁽³⁾	337Bh
	Configuration W	ord 2 ⁽²⁾	3FFFh
	Configuration W	ord 2 mask ⁽⁴⁾	0003h
	Checksum	=7156h + (3FFFh and 337	Bh) + (3FFFh and 0003h)
		= 7156h + 337Bh + 0003h	
		= A4D4h	
Note 1:		gram memory address locations: Fh) + (2 x 00AAh)] = 7156h, trun	0FFFh + 1 = 1000h. Then, $1000h - 2 = 0FFEh$. cated to 16 bits.
2:	Configuration Word	1 and 2 = all bits are '1'; thus, coo	de-protect is disabled.
	Configuration Word that are '0'.	1 Mask = all Configuration Word	bits are set to '1', except for unimplemented bits
4.	On the DIC161 E721	device the VCADEN bit is not	implemented in Configuration Word 2: thus all

4: On the PIC16LF721 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

7.3.2 CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner: the Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 2000h is the Most Significant nibble. This Sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

Example 7-5 through Example 7-8 shown below are for a blank device and for a device with 00AAh at the first and last program memory locations. Also, see Table 7-1 for Configuration Word mask values with code protection enabled.

EXAMPLE 7-5: CHECKSUM COMPUTED WITH CODE PROTECTION ENABLED (PIC16F720), BLANK DEVICE

PIC16F720	Configuration Word	1 ⁽²⁾	3FBFh				
	Configuration Word 1 mask ⁽³⁾		337Bh				
	Configuration Word 2 ⁽²⁾		3FFFh				
	Configuration Word	2 mask ⁽³⁾	0013h				
	User ID (2000h) ⁽¹⁾		0001h				
	User ID (2001h) ⁽¹⁾		0007h				
	User ID (2002h) ⁽¹⁾		000Ah				
	User ID (2003h) ⁽¹⁾		000Fh				
			h) << 12 + (0007h and 000Fh) << 8 +				
		(000Ah and 000Fh) <	< 4 + (000Fh and 000Fh)				
		= 1000h + 0700h + 00A	0h + 000Fh				
		= 17AFh					
	Checksum	= (3FBFh and 337Bh) +	Bh) + (3FFFh and 0013h) + Sum of User IDs				
		= 333Bh +0013h + 17A	Fh				
		= 4AFDh					
Note 1. User	ID values in this ever	nnle are random values					

Note 1: User ID values in this example are random values.

- **2:** Configuration Word 1 and 2 = all bits are '1', except the code-protect enable bit.
- **3:** Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
- 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on until the LSb of the last user ID value becomes the LSb of the sum of user IDs.

EXAMPLE 7-6: CHECKSUM COMPUTED WITH CODE PROTECTION ENABLED (PIC16F721), BLANK DEVICE

	BLANK DEVIC		
PIC16	F721 Configuration Word	1 (²)	3FBFh
	Configuration Word	1 mask ⁽³⁾	337Bh
	Configuration Word	2 ⁽²⁾	3FFFh
	Configuration Word	2 mask ⁽³⁾	0013h
	User ID (2000h) ⁽¹⁾		0001h
	User ID (2001h) ⁽¹⁾		0007h
	User ID (2002h) ⁽¹⁾		000Ah
	User ID (2003h) ⁽¹⁾		000Fh
	Sum of User IDs ⁽⁴⁾	= (0001h a	and 000Fh) << 12 + (0007h and 000Fh) << 8 +
		(000Ah a	nd 000Fh) << 4 + (000Fh and 000Fh)
		= 1000h +	0700h + 00A0h + 000Fh
		= 17AFh	
	Checksum	= (3FBFh a	and 337Bh) + (3FFFh and 0013h) + Sum of User IDs
		= 333Bh +	0013h + 17AFh
		= 4AFDh	
Note 1:	User ID values in this exa	mple are rar	dom values.
2:	Configuration Word 1 and	2 = all bits a	are '1', except the code-protect enable bit.
3:	Configuration Word 1 and bits which read '0'.	2 Mask = all	Configuration Word bits are set to '1', except for unimplemented
4:	<< = shift left, thus the LS	b of the first	user ID value is the MSb of the sum of user IDs and so on until

4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and the LSb of the last user ID value becomes the LSb of the sum of user IDs.

EXAMPLE 7-7: CHECKSUM COMPUTED WITH CODE PROTECTION ENABLED (PIC16LF720), 00AAh AT FIRST AND LAST ADDRESS

(2)	3FBFh
mask ⁽³⁾	337Bh
<u>p</u> (2)	3FFFh
2 mask ^{(3),} (5)	0003h
	0009h
	0008h
	000Dh
	0005h
= (0009h and 000Fh) <	< 12 + (0008h and 000Fh) << 8 +
(000Dh and 000Fh) ·	<< 4 + (0005h and 000Fh)
= 9000h + 0800h + 00E	00h + 0005h
= 98D5h	
= (3FBFh and 337Bh) +	(3FFFh and 0003h) + Sum of User IDs
= 333Bh +0003h + 98D	5h
= CC13h	
le are random values.	
= all bits are '1', except t	he code-protect enable bit.
	1 mask ⁽³⁾ 2 mask ⁽³⁾ 2 mask ⁽³⁾ , (5) = (0009h and 000Fh) < (000Dh and 000Fh) < = 9000h + 0800h + 00E = 98D5h = (3FBFh and 337Bh) + = 333Bh +0003h + 98D = CC13h ble are random values.

- **3:** Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.
- 4: << = shift left, thus the LSb of the first user ID value is the MSb of the sum of user IDs and so on until the LSb of the last user ID value becomes the LSb of the sum of user IDs.
- **5:** On the PIC16LF720 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

EXAMPLE 7-8: CHECKSUM COMPUTED WITH CODE PROTECTION ENABLED (PIC16LF721), 00AAh AT FIRST AND LAST ADDRESS

	UUAAN AT FIRS	AND LAS	ADDRESS				
PIC16	LF721 Configuration Word	1 ⁽²⁾	3FBFh				
	Configuration Word	1 mask ⁽³⁾	337Bh				
	Configuration Word	2 (2)	3FFFh				
	Configuration Word	2 mask ^{(3),} (5)	0003h				
	User ID (2000h) ⁽¹⁾		0009h				
	User ID (2001h) ⁽¹⁾		0008h				
	User ID (2002h) ⁽¹⁾ 000Dh						
	User ID (2003h) ⁽¹⁾		0005h				
	Sum of User IDs ⁽⁴⁾	= (0009h an	d 000Fh) << 12 + (0008h and 000Fh) << 8 +				
		(000Dh ai	nd 000Fh) << 4 + (0005h and 000Fh)				
	= 9000h + 0800h + 00D0h + 0005h						
	= 98D5h						
	Checksum = (3FBFh and 337Bh) + (3FFFh and 0003h) + Sum of User IDs						
		= 333Bh +00	003h + 98D5h				
		= CC13h					
Note 1:	User ID values in this exam	ple are randoi	n values.				
2:	Configuration Word 1 and 2 = all bits are '1', except the code-protect enable bit.						
3:	Configuration Word 1 and 2 Mask = all Configuration Word bits are set to '1', except for unimplemented bits which read '0'.						
4:			er ID value is the MSb of the sum of user IDs and so on until s the LSb of the sum of user IDs.				

5: On the PIC16LF721 device, the VCAPEN bit is not implemented in Configuration Word 2; thus, all unimplemented bits are '0'.

8.0 ELECTRICAL SPECIFICATIONS

Refer to device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CH	IARACTERISTICS		Standard (Operating			s (unless)°C ≤ Ta ≤	o therwise stated) ≤ +40°C
Sym.	Characteristics	Min.	Туре.	Max.	Units	Conditions/ Comments	
	1	Supply Volta	ages and cu	rrents	•		
	VDD						
	Read/Write and Row Erase	PIC16F720 PIC16F721	2.1	_	5.5	V	
Vdd	operations	PIC16LF720 PIC16LF721	2.1	_	3.6	V	
	Bulk Erase operations	PIC16F720 PIC16F721	2.7	_	5.5	V	
		PIC16LF720 PIC16LF721	2.7	_	3.6	V	
Iddi	Current on VDD, Idle		—	_	1.0	mA	
Idda	Current on VDD, program cycle or progress	Bulk Erase in	_	_	5.0	mA	
	VPP						
Vінн	High voltage on MCLR/VPP for Program/Verify mode entry		8.0	_	9.0	V	
TVHHR	MCLR rise time (VDD to VIHH) for Program/Verify mode entry		_	_	1.0	μs	
IPP	Current on MCLR/VPP			600	μA		
	I/O pins					·	
Vih	(ICSPCLK, ICSPDAT) input high I	evel	0.8 Vdd	—	_	V	
VIL	(ICSPCLK, ICSPDAT) input low level		_	_	0.2 Vdd	V	
Vон	ICSPDAT output high level		VDD-0.7 VDD-0.7 VDD-0.7	_	Vdd	V	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 2 mA, VDD = 1.8V
Vol	ICSPDAT output low level			_	Vss+0.6 Vss+0.6 Vss+0.6	V	IOH = 8 mA, VDD = 5V IOH = 6 mA, VDD = 3.3V IOH = 3 mA, VDD = 1.8V
		Programming	mode entry	and exit			, -
TENTS	Programing mode entry setup time: ICSPCI K		100	_	_	ns	
Tenth	Programing mode entry hold time ICSPDAT hold time after VDD or N	<u>//CLR</u> ↑	250	_		μs	
		Serial P	rogram/Veri	ify			
TCKL	Clock Low Pulse Width		100	<u> </u>	<u> </u>	ns	
Тскн	Clock High Pulse Width		100			ns	
TDS	Data in setup time before clock↓		100	_		ns	
TDH	Data in hold time after clock↓		100			ns	
Тсо	Clock [↑] to data out valid (during a Read Data command)		0	_	80	ns	
Tlzd	Clock↓ to data low-impedance (du Data command)	-	0	_	80	ns	
Thzd	Clock↓ to data high-impedance (during a Read Data command)		0	_	80	ns	
Tdly	Data input not driven to next clock required between command/data command)	1.0	_	_	μs		

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating Temperature $+10^{\circ}C \le TA \le +40^{\circ}C$				
Sym.	Characteristics	Min.	Туре.	Max.	Units	Conditions/ Comments
Terab	Bulk Erase cycle time	—	-	5	ms	
TERAR	Row Erase cycle time	_	—	2.5	ms	
TPINT	Internally timed programming operation time		_	2.5 5	ms ms	Program memory Configuration fuses
Трехт	Externally timed programming pulse	1.0	_	2.1	ms	$10^{\circ}C \le TA \le +40^{\circ}C$ Program memory
TDIS	Time delay from program to compare (HV discharge time)	100	_	—	μS	
Texit	Time delay when exiting Program/Verify mode	1	_	—	μS	

8.1 AC Timing Diagrams




FIGURE 8-2:

PROGRAMMING MODE ENTRY – MCLR/VPP FIRST




FIGURE 8-3: PROGRAMMING MODE EXIT – MCLR/VPP LAST







FIGURE 8-4: PROGRAMMING MODE





CLOCK AND DATA TIMING





APPENDIX A: REVISION HISTORY

Revision A (12/2009)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

Advance Information