## 查询PTH12060L供应商



# PTH12060W/L

SLTS217D-MAY 2003-REVISED OCTOBER 2005

# 10-A, 12-V INPUT NON-ISOLATED WIDE-OUTPUT ADJUST POWER MODULE

## **FEATURES**

- Up to 10-A Output Current
- **12-V Input Voltage**
- Wide-Output Voltage Adjust (1.2 V to 5.5 V)/(0.8 V to 1.8 V)
- Efficiencies up to 95%
- 225 W/in<sup>3</sup> Power Density
- **On/Off Inhibit**
- **Output Voltage Sense**
- Margin Up/Down Controls
- Undervoltage Lockout
- Auto-Track<sup>™</sup> Sequencing
- **Output Overcurrent Protection (Non-latching,** Auto-Reset)
- Operating Temperature: -40°C to 85°C
- Safety Agency Approvals: UL 60950, cUL 600950, EN60950 VDE

# DESCRIPTION

Point-of-Load Alliance (POLA<sup>™</sup>) Compatible

## APPLICATIONS

**Complex Digital Systems** 



The PTH12060 series is a non-isolated power module, and part of a new class of complete dc/dc converters from Texas Instruments. These modules are small in size, and are an alternative for applications requiring up to 10 A of load current.

The small footprint, (1 inch × 0.62 inch) and industry leading features makes this module suitable for space conscious digital systems that incorporate multiple processors.

This series of modules operate from a 12-V input bus voltage to provide step-down power conversion to a wide range of output voltages. The output voltage of the W-suffix device may be set to any voltage over the adjust range, 1.2 V to 5.5 V. The L-suffix device has an adjustment range of 0.8 V to 1.8 V. The output voltage is set within the adjust range using a single external resistor.

This product includes Auto-Track<sup>™</sup> Sequencing. Auto-Track simplifies the task of supply voltage sequencing in a power system, by enabling modules to track each other, or any other external voltage, during power up and power down.

Other features include an on/off inhibit and margin up/down controls. An output voltage sense ensures tight load regulation. Non-latching overcurrent trip protects against load faults.

Target applications are complex digital systems that incorporate the industry's high-speed TMS320<sup>™</sup> DSP family, ASICs, FPGAs, micro-processors, and bus drivers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Auto-Track, POLA, TMS320 are trademarks of Texas Instruments.

# PTH12060W/L




#### SLTS217D-MAY 2003-REVISED OCTOBER 2005

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## **STANDARD APPLICATION**



A. R<sub>SET</sub> = Required to set the output voltage to a value higher than the minimum value. See the Application Information section for values.

#### **ORDERING INFORMATION**

	PTH12060 (Base Part Number)								
Output Voltage Range	Part Number <sup>(1)</sup>	DESCRIPTION	Pb – free and RoHS	Mechanical Package <sup>(2)</sup>					
	PTH12060WAH	Horizontal T/H	Yes <sup>(3)</sup>	EUW					
1.2 V–5.5 V (Adjustable)	PTH12060WAS	Standard SMD	No <sup>(4)</sup>	EUY					
	PTH12060WAZ	Optional SMD	Yes (3)	EUY					
	PTH12060LAH	Horizontal T/H	Yes (3)	EUW					
0.8 V–1.8 V (Adjustable)	PTH12060LAS	Standard SMD	No <sup>(4)</sup>	EUY					
	PTH12060LAZ	Optional SMD	Yes (3)	EUY					

(1) Add T to end of part number for tape and reel on SMD packages only.

(2) Reference the applicable package reference drawing for the dimensions and PC board layout.

(3) Lead (Pb) - free option specifies Sn/Ag pin solder material.

(4) Standard option specifies 63/37, Sn/Pb pin solder material.

## **ABSOLUTE MAXIMUM RATINGS**

voltages are with respect to GND

				UNIT			
VI	Input voltage	Track		–0.3 V to V <sub>I</sub> +0.3 V			
T <sub>A</sub>	Operating temperature range	Over V <sub>I</sub> range	Over V <sub>I</sub> range				
T <sub>wave</sub>	Wave solder temperature	Surface temperature of module body or pins (5 seconds)	PTH12060WAH	260°C <sup>(2)</sup>			
т	Solder reflow	Surface temperature of module body or pins	PTH12060WAS	235°C <sup>(2)</sup>			
I reflow	temperature	Surface temperature of module body of pins	PTH12060WAZ	260°C <sup>(2)</sup>			
T <sub>stg</sub>	Storage temperature			–40°C to 125°C			
	Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 msec, 1/2 Sine, mounte	d	500 G			
	Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz	20 G				
	Weight		5 grams				
	Flammability	Meets UL 94V-O					

(1) For operation below 0°C, the external capacitors must have stable characteristics. Use either a low ESR tantalum, Os-Con, or ceramic capacitor. During soldering of package version, do not elevate peak temperature of the module, pins or internal components above the stated

(2) maximum.

## **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ;  $V_I = 12 \text{ V}$ ;  $V_O = 3.3 \text{ V}$ ;  $C_I = 560 \,\mu\text{F}$ ,  $C_O = 0 \,\mu\text{F}$ , and  $I_O = I_O \text{max}$  (unless otherwise stated)

	PARAMETER		EST CONDITIONS	PT	UNIT		
	PARAMETER			MIN	TYP	МАХ	
	Output ourroot		$T_A = 60^{\circ}C$ , 200 LFM airflow	0		10(1)	А
lo	Output current	Over $\Delta V_{adj}$ range	$T_A = 25^{\circ}C$ , natural convection			10(1)	А
VI	Input voltage range	Over I <sub>o</sub> range		10.8		13.2	V
V <sub>O tol</sub>	Set-point voltage tolerance					±2 <sup>(2)</sup>	%V <sub>0</sub>
$\Delta \text{Reg}_{\text{temp}}$	Temperature variation	-40°C < T <sub>A</sub> < 85°C			±0.5		%Vo
∆Reg <sub>line</sub>	Line regulation	Over V <sub>in</sub> range			±10		mV
$\Delta \text{Reg}_{\text{load}}$	Load regulation	Over I <sub>o</sub> range			±12		mV
∆Reg <sub>tot</sub>	Total output variation	Includes set-point, line, load	, −40°C ≤ T <sub>A</sub> ≤ 85°C			±3	%Vo
$\Delta V_{adj}$	Output voltage adjust range	Over V <sub>in</sub> range		1.2		5.5	V
			$R_{SET} = 280 \ \Omega, \ V_{O} = 5.0 \ V$		94%		
			$R_{SET}$ = 2.0 k $\Omega$ , V <sub>O</sub> = 3.3 V		92%		
η Efficiency		$R_{SET}$ = 4.32 k $\Omega$ , V <sub>0</sub> = 2.5 V		90%			
	I <sub>0</sub> = 8 A	R <sub>SET</sub> = 11.5 kΩ, V <sub>0</sub> = 1.8 V		87%			
		R <sub>SET</sub> = 24.3 kΩ, V <sub>0</sub> = 1.5 V		85%			
		R <sub>SET</sub> = open circuit, V <sub>O</sub> = 1.2 V		83%			
		20-MHz bandwidth,	V <sub>0</sub> ≤ 2.5 V		25(3)		$mV_{PP}$
	V <sub>o</sub> ripple (peak-to-peak)	with $C_0 2 = 10 \mu\text{F}$ ceramic	V <sub>0</sub> > 2.5 V		1 (3)		%Vo
I <sub>o</sub> trip	Overcurrent threshold	Reset, followed by auto-reco	Reset, followed by auto-recovery		20		А
t <sub>tr</sub>		1 A/µs load step, 50 to	Recovery time		70		μS
ΔV <sub>tr</sub>	Transient response	100% Ι₀max, C₀1 = 330 μF	V <sub>o</sub> over/undershoot		100		mV
Voadj	Margin up/down adjust	-0			±5%		
I <sub>II</sub> margin	Margin input current (pins 9/10)	Pin to GND			-8 (4)		μA
I <sub>II</sub> track	Track input current (pin 8)	Pin to GND				-0.11(5)	mA
dV <sub>track</sub> /dt	Track slew rate capability	$C_0 \le C_0 \pmod{2}$				1	V/ms
		V <sub>I</sub> increasing			9.5	10.4	
UVLO	Undervoltage lockout	V <sub>1</sub> decreasing					V
	Inhibit Control (pin 3)	Referenced to GND					
VIH	Input high voltage			$V_{1} - 0.5$		Open <sup>(5)</sup>	
V <sub>II</sub>	Input low voltage		·	-0.2		0.5	V
I <sub>IL</sub> inhibit	Input low current	Pin to GND			0.24		mA
I <sub>I</sub> inhibit	Input standby current	Inhibit (pin 3) to GND, Track	(pin 8) open		10		mA
f <sub>s</sub>	Switching frequency	Over V <sub>I</sub> and I <sub>O</sub> ranges			350	400	kHz
CI	External input capacitance			560(6)			μF
	· ·		Nonceramic	0	330(7)	5500(8)	-
Co External output capacitance	Capacitance value	Ceramic	0		300	μF	
-	· ·	Equivalent series resistance (nonceramic)		4 (9)			mΩ
MTBF	Reliability		tress, $T_A = 40^{\circ}$ C, ground benign	6.4			10 <sup>6</sup> Hr
			,				

(1) See SOA curves or consult factory for appropriate derating.

(2) The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with 100 ppm/°C or better temperature stability.

(3) The peak-to-peak output ripple voltage is measured with an external  $10-\mu$ F ceramic capacitor. See the standard application schematic.

(4) A small, low leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.

(5) This control pin has an internal pull-up to the input voltage V<sub>I</sub> (7.5 V for pin 8). If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. For further information, see the related application information section.</p>

(6) A 560  $\mu$ F input capacitor are required for proper operation. The electrolytic capacitor must be rated for a minimum of 1050 mA rms of ripple current.

(7) An external output capacitor is not required for basic operation. Adding 330 µF of distributed capacitance at the load improves the transient response.

(8) This is the calculated maximum. The minimum ESR limitation oftens result in a lower value. When controlling the Track pin using a voltage supervisor, C<sub>O</sub>(max) is reduced to 2200 μF. See the application notes for further guidance.

(9) This is the typical ESR for all the electrolytic (nonceramic) output capacitance. Use 7 mΩ as the minimum when using max-ESR values to calculate.

## **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ;  $V_I = 12 V$ ;  $V_O = 1.8 V$ ;  $C_I = 560 \mu$ F,  $C_O = 0 \mu$ F, and  $I_O = I_Omax$  (unless otherwise stated)

	DADAMETED	7507	CONDITIONS	PT	Τ	UNIT	
	PARAMETER	IESI	CONDITIONS	MIN	TYP	MAX	
		Over ΔV <sub>adj</sub> range	85°C, 200 LFM airflow	0		10(1)	
lo	Output current		25°C, natural convention			10 <sup>(1)</sup>	A
VI	Input voltage range	Over I <sub>o</sub> range		10.8		13.2	V
V <sub>O tol</sub>	Set-point voltage tolerance					±2 <sup>(2)</sup>	%Vo
∆Reg <sub>temp</sub>	Temperature variation	$-40^{\circ}C < T_{A} < 85^{\circ}C$			±0.5		%V
∆Reg <sub>line</sub>	Line regulation	Over V <sub>I</sub> range			±10		mV
$\Delta \text{Reg}_{\text{load}}$	Load regulation	Over I <sub>o</sub> range			±12		mV
∆Reg <sub>tot</sub>	Total output variation	Includes set-point, line, load, -4	$40^{\circ}C \le T_{A} \le 85^{\circ}C$			±3	%V
$\Delta V_{adj}$	Output voltage adjust range	Over V <sub>I</sub> range		0.8		1.8	V
			R <sub>SET</sub> = 130 Ω, V <sub>O</sub> = 1.8 V		88%		
			R <sub>SET</sub> = 3.57 kΩ, V <sub>0</sub> = 1.5 V		87%		
η Efficiency	I <sub>O</sub> = 8 A	$R_{SET}$ = 12.1 k $\Omega$ , V <sub>0</sub> = 1.2 V		84%			
		$R_{SET}$ = 32.4 k $\Omega$ , V <sub>0</sub> = 1 V		82%			
		R <sub>SET</sub> = open circuit, V <sub>O</sub> = 0.8 V		81%			
		20-MHz bandwidth,	V <sub>0</sub> > 1 V		20(3)		
	V <sub>O</sub> ripple (peak-to-peak)	with $C_0 2 = 10 \mu\text{F}$ ceramic	$V_0 \le 1 V$		30(3)		mV <sub>F</sub>
I <sub>O</sub> trip	Overcurrent threshold	Reset, followed by auto-recover	ry		20		А
t <sub>tr</sub>		1 A/µs load step, 50 to 100% Recovery time			70		μS
ΔV <sub>tr</sub>	Transient response	l <sub>o</sub> max, C <sub>o</sub> 1 = 330 μF	$I_0$ max, $C_0 1 = 330 \mu\text{F}$ $V_0 \text{ over/undershoot}$		100		mV
V <sub>o</sub> adj	Margin up/dow adjust				±5%		
I <sub>IL</sub> margin	Margin input current (pins 9/10)	Pin to GND			-8(4)		μA
l <sub>IL</sub> track	Track input current (pin 8)	Pin to GND				-0.11 (5)	mA
dV <sub>track</sub> /dt	Track slew rate capability	$C_0 \le C_0 \pmod{2}$				1	V/m
UVLO		V <sub>I</sub> increasing			9.5	10.4	v
UVLO	Under-voltage lockout	V <sub>I</sub> decreasing		8.8	9		v
	Inhibit Control (pin 3)	Referenced to GND					
V <sub>IH</sub>	Input high voltage			$V_{I}-0.5$		Open <sup>(5)</sup>	v
VIL	Input low voltage			-0.2		0.5	v
I <sub>IL</sub> inhibit	Input low current	Pin to GND			0.24		mA
l <sub>i</sub> inhibit	Input standby current	Inhibit (pin 3) to GND, Track (pi	n 8) open		10		mA
f <sub>s</sub>	Switching frequency	Over $V_I$ and $I_O$ ranges		200	250	300	kH2
CI	External input capacitance			560(6)			μF
		Capacitance value	Nonceramic	0	330(7)	5500(8)	μF
Co	External output capacitance		Ceramic	0		300	μ-
		Equivalent series resistance (no	onceramic)	4 (9)			mΩ
MTBF	Reliability	Per Bellcore TR-332 50% stress, $T_A = 40^{\circ}$ C, ground	6.4			10 <sup>6</sup> H	

(1) See SOA curves or consult factory for appropriate derating.

(2) The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with 100 ppm/°C or better temperature stability.

(3) The peak-to-peak output ripple voltage is measured with an external  $10-\mu$ F ceramic capacitor. See the standard application schematic.

(4) A small, low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.

(5) This control pin has an internal pull-up to the input voltage V<sub>I</sub> (7.5 V for pin 8). If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. For further information, see the application information section.</p>

(6) A 560-μF input capacitor are required for proper operation. The electrolytic capacitor must be rated for a minimum of 1050 mA rms of ripple current.

(7) An external output capacitor is not required for basic operation. Adding 330 µF of distributed capacitance at the load improves the transient response.

(8) This is the calculated maximum. The minimum ESR limitation oftens result in a lower value. When controlling the Track pin using a voltage supervisor, C<sub>O</sub>(max) is reduced to 2200 μF. See the application notes for further guidance.


(9) This is the typical ESR for all the electrolytic (nonceramic) output capacitance. Use 7 mΩ as the minimum when using max-ESR values to calculate.



## **DEVICE INFORMATION**


#### **Terminal Functions**

TERMINAL		DESCRIPTION						
NAME	NO.	DESCRIPTION						
VI	2	The positive input voltage power node to the module, which is referenced to common GND.						
Vo	6	The regulated positive power output with respect to the GND node.						
GND	1, 7	This is the common ground connection for the $V_I$ and $V_O$ power connections. It is also the 0 Vdc reference for the control inputs.						
Inhibit	3	The Inhibit pin is an open-collector/drain negative logic input that is referenced to GND. Applying a low level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever a valid input source is applied.						
V <sub>O</sub> Adjust	4	A 1% resistor must be directly connected between this pin and GND (pin 1) to set the output voltage of the module to a value higher than its lowest value. The temperature stability of the resistor should be 100 ppm/°C (or better). The set-point range is 1.2 V to 5.5 V for W-suffix devices, and 0.8 V to 1.8 V for L-suffix devices. The resistor value required for a given output voltage may be calculated using a formula. If left open circuit, the output voltage defaults to its lowest value. For further information on output voltage adjustment, see the application information section.						
		Table 2 gives the preferred resistor values for a number of standard output voltages.						
V <sub>O</sub> Sense	5	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, $V_0$ Sense should be connected to $V_0$ . It can also be left disconnected.						
Track	8	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from zero volts, up to the nominal set-point voltage. Within this range, the output follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused, this input should be connected to $V_{\rm I}$ .						
		Note: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, see the application information section.						
Margin Down	9	When this input is asserted to GND, the output voltage is decreased by 5% from the nominal. The input requires an open-collector (open-drain) interface. It is not TTL compatible. A lower percent change can be accommodated with a series resistor. For further information, see the application information section.						
Margin Up	10	When this input is asserted to GND, the output voltage is increased by 5%. The input requires an open-collector (open-drain) interface. It is not TTL compatible. The percent change can be reduced with a series resistor. For further information, see the application information section.						










- (1) Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) SOA graphs represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in × 4 in, double-sided PCB with 1 oz copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 4.

# PTH12060L TYPICAL CHARACTERISTICS ( $V_I = 12 V$ )<sup>(1)(2)</sup>



- (1) Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the Converter. Applies to Figure 5, Figure 6, and Figure 7.
- (2) SOA graphs represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in × 4 in, double-sided PCB with 1 oz copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 8.

## **APPLICATION INFORMATION**

## CAPACITOR RECOMMENDATIONS FOR THE PTH12060 SERIES OF POWER MODULES

## Input Capacitor

The recommended input capacitance is determined by the 560  $\mu$ F minimum capacitance and 1050 mArms minimum ripple current rating. A 10  $\mu$ F X5R/X7R ceramic capacitor can be added to reduce the reflected input ripple current. The ceramic capacitor should be located between the input electrolytic and the module.

Ripple current, less than 100 m $\Omega$  equivalent series resistance (ESR) and temperature, are major considerations when selecting input capacitors. Unlike polymer-tantalum capacitors, regular tantalum capacitors have a recommended minimum voltage rating of 2 × (max. dc voltage + ac ripple). No tantalum capacitors were found with sufficient voltage rating to meet this requirement. At temperatures below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, Os-Con, polymer-tantalum, and polymer-aluminum types should be considered.

## **Output Capacitors (Optional)**

For applications with load transients (sudden changes in load current), regulator response benefits from external output capacitance. The value of 330  $\mu$ F is used to define the transient response specification. For most applications, a high quality, computer-grade aluminum electrolytic capacitor is adequate. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable for ambient temperatures above 0°C. Below 0°C, tantalum, ceramic, or Os-Con type capacitors are recommended. When using one or more nonceramic capacitors, the calculated equivalent ESR should be no lower than 4 m $\Omega$  (7 m $\Omega$  using the manufacturer's maximum ESR for a single capacitor). A list of preferred low-ESR type capacitors are identified in Table 1.

In addition to electrolytic capacitance, adding a 10  $\mu$ F X5R/X7R ceramic capacitor to the output reduces the output ripple voltage and improves the regulator's transient response. The measurement of both the output ripple and transient response is also best achieved across a 10  $\mu$ F ceramic capacitor.

## Ceramic Capacitors

Above 150 kHz, the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input, and improve the transient response of the output. When used on the output, their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed 300  $\mu$ F. Also, to prevent the formation of local resonances, do not place more than five identical ceramic capacitors in parallel with values of 10  $\mu$ F or greater.

## **Tantalum Capacitors**

Tantalum type capacitors are most suited for use on the output bus, and are recommended for applications where the ambient operating temperature can be less than 0°C. The AVX TPS, Sprague 593D/594/595, and Kemet T495/T510 capacitor series are suggested over other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have considerably higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable as they have lower power dissipation and surge current ratings. Tantalum capacitors that do not have a stated ESR or surge current rating are not recommended for power applications.

When specifying Os-con and polymer tantalum capacitors for the output, the minimum ESR limit is encountered well before the maximum capacitance value is reached.

## **Capacitor Table**

Table 1 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type.

Note: This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.

## **APPLICATION INFORMATION (continued)**

#### **Designing for Very Fast Load Transients**

The transient response of the dc/dc converter is characterized using a load transient with a di/dt of 1 A/ $\mu$ s. The typical voltage deviation for this load transient is given in the data sheet specification table using the optional value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement is met with additional output capacitor decoupling. In these cases, special attention must be paid to the type, value, and ESR of the capacitors selected.

If the transient performance requirements exceed that specified in this data sheet, or the total amount of load capacitance is above 3,000  $\mu$ F, the selection of output capacitors becomes more important.

			Capacitor Cha	Qua	intity				
Capacitor Vendor, Type/Series (Style)	Working Voltage (V)	Value (µF)	Max ESR at 100 kHz (Ω)	Max Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	Output Bus	Vendor Number	
Panasonic, Aluminum	25	560	0.065	1205	12,5 × 15	1	1	EEUFC1E561S	
FC (Radial)	25	1000	0.060	1100	12,5 × 13,5	1	1	EEVFK1E102Q	
FK (SMD)	35	680	0.060	1100	12,5 × 13,5	1	1	EEVFK1V681Q	
United Chemi-Con									
PS, Poly-Aluminum (Radial)	16	330	0.0014	5050	10 × 12,5	2	≤2	16PS330MJ12	
LXZ, Aluminum	16	680	0.068	1050	10 × 16	1	1	LXZ16VB681M10X16L L	
PXA, Poly-Aluminum (SMD)	16	330	0.014	5050	10 × 12,2	2	≤2	PXA16VC331MJ12	
Nichicon Aluminum PM (Radial)	25	560	0.060	1060	12,5 × 15	1	1	UPM1E561MHH6	
HD (Radial)	16	680	0.038	1430	10 × 16	1	1	UHD1C681MHR	
PM (Radial)	35	560	0.048	1360	16 × 15	1	1	UPM1V561MHH6	
Panasonic, Poly-Aluminum:									
S/SE (SMD)	6.3	180	0.005	4000	7,3 × 4,3 × 4,2	N/R <sup>(2)</sup>	≤1 <sup>(3)</sup>	EEFSE0J181R (V <sub>O</sub> ≤ 5.1 V)	
Sanyo									
TPE, ps-Ccap (SMD)	10	330	0.025	3000	7,3 × 5,7	N/R <sup>(2)</sup>	≤4	10TPE330M	
SEPC, Os-con (Radial)	16	470	0.010	>9700	10 × 13	2	≤1	16SEPC470M	
SVP, Os-con (SMD)	16	330	0.016	4700	11 × 12	2	≤3	16SVP330M	
AVX									
TPS, Tantalum (SMD)	10	470	0.045	>1723		N/R <sup>(2)</sup>	≤5 <sup>(3)</sup>	TPSE477M019R0045 ( $V_0 \le 5.1 V$ )	
TPS, Tantalum (SMD)	10	330	0.045	>1723	7,3 × 5,7 × 4,1	2	≤5 <sup>(3)</sup>	TPSE337M019R0045 (V <sub>O</sub> ≤ 5.1 V)	
Kemet									
T520, Poly-Tantalum (SMD)	10	330	0.040	1800		N/R <sup>(2)</sup>	≤5 <sup>(3)</sup>	T520X337M010AS	
T530, Tantalum/Organic	10	330	0.015	>3800	$4,3 \times 7,3 \times 4,0$	N/R <sup>(2)</sup>	≤2	T53X337M010AS	
	6.3	470	0.012	4200		N/R <sup>(2)</sup>	≤2 <sup>(3)</sup>	T530X477M0061S ( $V_0 \le 5.1 V$ )	

## Table 1. Input/Output Capacitors<sup>(1)</sup>

#### (1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence.

**RoHS**, Lead-free and Material Details

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

(2) N/R – Not recommended. The capacitor voltage rating does not meet the minimum operating limits.

(3) The voltage rating of this capacitor only allows it to be used for output voltages that are equal to or less than 5.1 V.

## **APPLICATION INFORMATION (continued)**

			Capacitor Cha	Qua	ntity			
Capacitor Vendor, Type/Series (Style)	Working Voltage (V)	Value (µF)	Max ESR at 100 kHz (Ω)	Max Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	Output Bus	Vendor Number
Vishay-Sprague 594D, Tantalum (SMD)	10	470	0.100	1440	7,2 × 6 × 4,1	N/R <sup>(2)</sup>		595D477X0010R2T (V <sub>O</sub> ≤ 5.1 V)
94SP, Organic (Radial)	16	270	0.018	4200	10 × 10,5	2(4)	≤3	94SP277X0016FBP
94SVP, Organic (SMD)	16	330	0.017	4500	10 × 12.7	2	≤2	94SVP337X0016F12
Kemet, Ceramic X5R (SMD)	16	10	0.002		1210 case	1 (5)	≤5	C1210C106M4PAC
	6.3	47	0.002		3225 mm	N/R <sup>(2)</sup>	≤5 <sup>(3)</sup>	C1210C476K9PAC
Murata, Ceramic X5R (SMD)	6.3	100	0.002		1210 case	N/R <sup>(2)</sup>	≤3	GRM32ER60J107M
	6.3	47			3225 mm	N/R <sup>(2)</sup>	≤5	GRM32ER60J476M
	16	22				1 (5)	≤5	GRM32ER61C226K
	16	10				1 (5)	≤5	GRM32DR61C106K
TDK, Ceramic X5R (SMD)	6.3	100	0.002		1210 case	N/R <sup>(2)</sup>	≤3	C3225X5R0J107MT
	6.3	47			3225 mm	N/R <sup>(2)</sup>	≤5	C3225X5R0J476MT
	16	22				1 (5)	≤5	C3225X5R1C226MT
	16	10				1 (5)	≤5	C3225X5R1C106MT

#### Table 1. Input/Output Capacitors (continued)

(4) A total capacitance of 540  $\mu$ F is acceptable based on the combined ripple current rating.

(5) Ceramic capacitors are required to complement electrolytic types at the input and to reduce high-frequency ripple current.

## Adjusting the Output Voltage of the PTH12060x Series of Wide-Output Adjust Power Modules

The V<sub>O</sub> Adjust control (pin 4) sets the output voltage of the PTH12060 product. The adjustment range is from 1.2 V to 5.5 V for the W-suffix modules, and 0.8 V to 1.8 V for L-suffix modules. The adjustment method requires the addition of a single external resistor,  $R_{SET}$ , that must be connected directly between the V<sub>O</sub> Adjust and GND pins. Table 2 gives the preferred value of the external resistor for a number of standard voltages, along with the actual output voltage that the resistance value provides. Figure 9 shows the placement of the required resistor.

	PTH1:	2060W	PTH1:	2060L
V <sub>O</sub> (Required)	R <sub>SET</sub>	V <sub>O</sub> (Actual)	R <sub>SET</sub>	V <sub>O</sub> (Actual)
5 V	280 Ω	5.009 V	N/A	N/A
3.3 V	2 kΩ	3.294 V	N/A	N/A
2.5 V	4.32 kΩ	2.503 V	N/A	N/A
2 V	8.06 kΩ	2.01 V	N/A	N/A
1.8 V	11.5 kΩ	1.801 V	130 Ω	1.8 V
1.5 V	24.3 kΩ	1.506 V	3.57 kΩ	1.499 V
1.2 V	Open	1.2 V	12.1 kΩ	1.201 V
1.1 V	N/A	N/A	18.7 kΩ	1.101 V
1.0 V	N/A	N/A	32.4 kΩ	0.999 V
0.9 V	N/A	N/A	71.5 kΩ	0.901 V
0.8 V	N/A	N/A	Open	0.8 V

## Table 2. Preferred Values of R<sub>SET</sub> for Standard Output Voltages



(1)


#### SLTS217D-MAY 2003-REVISED OCTOBER 2005

For other output voltages, the value of the required resistor can either be calculated, or simply selected from the range of values given in Table 4. The following formula is used for calculating the adjust resistor value. Select the appropriate value for the parameters,  $R_S$  and  $V_{min}$ , from Table 3.

$$R_{SET} = 10 \text{ k}\Omega \text{ x} \cdot \frac{0.8 \text{ V}}{\text{V}_{O} \text{ - V}_{min}} \text{ - } R_{S} \text{ k}\Omega$$

Table 3.	Table 3. Adjust Formula Parameters								
Part Number	PTH12060W	PTH12060L							
V <sub>min</sub>	1.2 V	0.8 V							
V <sub>max</sub>	5.5 V	1.8 V							
R <sub>S</sub>	1.82 kΩ	7.87 kΩ							

## Table 3. Adjust Formula Parameters



- (1) A 0.05-W rated resistor can be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C or better. Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 4 and 7 using dedicated PCB traces.
- (2) Never connect capacitors from  $V_0$  Adjust to either GND or  $V_0$ . Any capacitance added to the  $V_0$  Adjust pin affects the stability of the regulator.

## Figure 9. Vo Adjust Resistor Placement

	PTH12	PTH1	2060L		
Vo	R <sub>SET</sub>	vo	R <sub>SET</sub>	vo	R <sub>SET</sub>
1.2	Open	2.7	3.51 kΩ	0.8	Open
1.225	318 kΩ	2.75	3.34 kΩ	0.825	312 kΩ
1.25	158 kΩ	2.8	3.18 kΩ	0.85	152 kΩ
1.275	105 kΩ	2.85	3.03 kΩ	0.875	98.8 kΩ
1.3	78.2 kΩ	2.9	2.89 kΩ	0.9	72.1 kΩ
1.325	62.2 kΩ	2.95	2.75 kΩ	0.925	56.1 kΩ
1.35	51.5 kΩ	3	2.62 kΩ	0.95	45.5 kΩ
1.375	43.9 kΩ	3.05	2.5 kΩ	0.975	37.8 kΩ
1.4	38.2 kΩ	3.1	2.39 kΩ	1	32.1 kΩ
1.425	33.7 kΩ	3.15	2.28 kΩ	1.025	27.7 kΩ
1.45	30.2 kΩ	3.2	2.18 kΩ	1.05	24.1 kΩ
1.475	27.3 kΩ	3.25	2.08 kΩ	1.075	21.2 kΩ
1.5	24.8 kΩ	3.3	1.99 kΩ	1.1	18.8 kΩ
1.55	21 kΩ	3.35	1.9 kΩ	1.125	16.7 kΩ
1.6	18.2 kΩ	3.4	1.82 kΩ	1.15	15 kΩ
1.65	16 kΩ	3.5	1.66 kΩ	1.175	13.5 kΩ
1.7	14.2 kΩ	3.6	1.51 kΩ	1.2	12.1 kΩ
1.75	12.7 kΩ	3.7	1.38 kΩ	1.225	11 kΩ
1.8	11.5 kΩ	3.8	1.26 kΩ	1.25	9.91 kΩ
1.85	10.5 kΩ	3.9	1.14 kΩ	1.275	8.97 kΩ
1.9	9.61 kΩ	4	1.04 kΩ	1.3	8.13 kΩ
1.95	8.85 kΩ	4.1	939 Ω	1.325	7.37 kΩ
2	8.18 kΩ	4.2	847 Ω	1.35	6.68 kΩ
2.05	7.59 kΩ	4.3	761 Ω	1.375	6.04 kΩ
2.1	7.07 kΩ	4.4	680 Ω	1.4	5.46 kΩ
2.15	6.6 kΩ	4.5	604 Ω	1.425	4.93 kΩ
2.2	6.18 kΩ	4.6	533 Ω	1.45	4.44 kΩ
2.25	5.8 kΩ	4.7	466 Ω	1.475	3.98 kΩ
2.3	5.45 kΩ	4.8	402 Ω	1.5	3.56 kΩ
2.35	5.14 kΩ	4.9	342 Ω	1.55	2.8 kΩ
2.4	4.85 kΩ	5	285 Ω	1.6	2.13 kΩ
2.45	4.58 kΩ	5.1	231 Ω	1.65	1.54 kΩ
2.5	4.33 kΩ	5.2	180 Ω	1.7	1.02 kΩ
2.55	4.11 kΩ	5.3	131 Ω	1.75	551 Ω
2.6	3.89 kΩ	5.4	85 Ω	1.8	<b>130</b> Ω
2.65	3.7 kΩ	5.5	41 Ω		

## Table 4. Output Voltage Set-Point Resistor Values

## Features of the PTH Family of Non-Isolated Wide Output Adjust Power Modules

The PTH/PTV family of non-isolated, wide-output adjustable power modules are optimized for applications that require a flexible, high performance module that is small in size. Each of these products are POLA<sup>™</sup> compatible. POLA-compatible products are produced by a number of manufacturers, and offer customers advanced, nonisolated modules with the same footprint and form factor. POLA parts are also ensured to be interoperable, thereby, providing customers with second-source availability.

From the basic, *Just Plug it In* functionality of the 6-A modules, to the 30-A rated feature-rich PTHxx030, these products were designed to be very flexible, yet simple to use. The features vary with each product. Table 5 provides a quick reference to the features by product series and input bus voltage.

Series	Input Bus	Ι <sub>Ο</sub>	Adjust (Trim)	On/Off Inhibit	Over- Current	Prebias Startup	Auto- Track™	Margin Up/Down	Output Sense	Thermal Shutdown
	3.3 V	6 A	•	•	•	•	•			
PTHxx050	5 V	6 A	•	•	•	•	•			
	12 V	6 A	•	•	•	•	•			
	3.3 V / 5 V	10 A	•	•	•	•	•	•	•	
PTHxx060	12 V	8 A	•	•	•	•	•	•	•	
	3.3 V / 5 V	15 A	•	•	•	•	•	•	•	
PTHxx010	12 V	12 A	•	•	•	•	•	•	•	
	5 V	8 A	•	•	•	•	•		•	
PTVxx010	12 V	8 A	•	•	•	•	•		•	
	3.3 V / 5 V	22 A	•	•	•	•	•	•	•	•
PTHxx020	12 V	18 A	•	•	•	•	•	•	•	•
	5 V	18 A	•	•	•	•	•		•	•
PTVxx020	12 V	16 A	•	•	•	•	•		•	•
	3.3 V / 5 V	30 A	•	•	•	•	•	•	•	•
PTHxx030	12 V	26 A	•	•	•	•	•	•	•	•

## Table 5. Operating Features by Series and Input Bus Voltage

For simple point-of-use applications, the PTH12050 (6 A) provides operating features such as an on/off inhibit, output voltage trim, prebias start-up and overcurrent protection. The PTH12060 (10 A), and PTH12010 (12 A) include an output voltage sense, and margin up/down controls. Then the higher output current, PTH12020 (18 A) and PTH12030 (26 A) products incorporate overtemperature shutdown protection.

The PTV12010 and PTV12020 are similar parts offered in a vertical, single in-line pin (SIP) profile, at slightly lower current ratings.

All of the products referenced in Table 5 include Auto-Track<sup>™</sup>. This feature was specifically designed to simplify the task of sequencing the supply voltages in a power system. This and other features are described in the following sections.

## Soft-Start Power Up

The Auto-Track feature allows the power-up of multiple PTH modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage,  $V_1$  (see Figure 10).




Figure 10. Power-Up Application Circuit

When the Track pin is connected to the input voltage, the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate.




Figure 11. Power-Up Waveforms

From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 8 ms–15 ms) before allowing the output voltage to rise. The output then progressively rises to the module's setpoint voltage. Figure 11 shows the soft-start power-up characteristic of the 18-A output product (PTH12020W), operating from a 12-V input bus, and configured for a 3.3-V output. The waveforms were measured with a 5-A resistive load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 25 ms.

## **Overcurrent Protection**

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby, the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

## **Overtemperature Protection (OTP)**

The PTH12020, PTV12020, and PTH12030 products have overtemperature protection. These products have an on-board temperature sensor that protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

Note: The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and will reduce the long-term reliability of the module. Always operate the regulator within the specified Safe Operating Area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

## Output On/Off Inhibit

For applications requiring output voltage on/off control, each series of the PTH family incorporates an output Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to  $V_1$  with respect to GND.

Figure 12 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up to a potential of 5 V to 13.2 V (see footnotes to specification table). The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for control.




Figure 12. Inhibit Control Circuit

Turning on Q1 applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 25 ms. Figure 13 shows the typical rise in both the output voltage and input current, following the turn off of Q1. The turn off of Q1 corresponds to the rise in the waveform, Q1 Vds. The waveforms were measured with a 5-A constant current load.




Figure 13. Power-Up from Inhibit Control

## Auto-Track<sup>™</sup> Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320<sup>™</sup> DSP family, microprocessors, and ASICs.

## How Auto-Track<sup>™</sup> Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin <sup>(1)</sup>. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point <sup>(2)</sup>. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit <sup>(3)</sup>. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

## **Typical Application**

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 14.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 40 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization <sup>(4)</sup>, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 14 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of two 12-V input Auto-Track modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 43 ms after the input voltage has risen above U3's voltage threshold, which is 10.95 V. The 43-ms time period is controlled by the capacitor C3. The value of  $3.3 \,\mu$ F provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 15 shows the output voltage waveforms from the circuit of Figure 14 after input voltage is applied to the circuit. The waveforms,  $V_01$  and  $V_02$ , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively.  $V_{TRK}$ ,  $V_01$ , and  $V_02$  are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 16. In order for a simultaneous power-down to occur, the track inputs must be pulled low before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that a valid input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the maximum output capacitance and the Auto-Track slew rate. If the *Track* pin is pulled low at a slew rate greater than 1 V/ms, the discharge of the output capacitors will induce large currents which could exceed the peak current rating of the module. This will result in a reduction in the maximum allowable output capacitance as listed in the Electrical Characteristics table. When controlling the *Track* pin of the PTH12060W using a voltage supervisor IC, the slew rate is increased, therefore  $C_0$ max is reduced to 2200  $\mu$ F.

## Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V<sub>I</sub>.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 40 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V<sub>I</sub>). When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied.





Figure 14. Sequenced Power Up and Power Down Using Auto-Track





(2)

## Margin Up/Down Controls

The PTH12060, PTH12010, PTH12020, and PTH12030 products incorporate Margin Up and Margin Down control inputs. These controls allow the output voltage to be momentarily adjusted <sup>[1]</sup>, either up or down, by a nominal 5%. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. The ±5% change is applied to the adjusted output voltage, as set by the external resistor,  $R_{SET}$  at the V<sub>O</sub> Adjust pin.

The 5% adjustment is made by pulling the appropriate margin control input directly to the GND terminal <sup>[2]</sup>. A low-leakage, open-drain device, such as an n-channel MOSFET or p-channel JFET is recommended for this purpose <sup>[3]</sup>. Adjustments of less than 5% can also be accommodated by adding series resistors to the control inputs. The value of the resistor can be selected from Table 6, or calculated using Equation 2.

## Up/Down Adjust Resistance Calculation

To reduce the margin adjustment to a value less than 5%, series resistors are required (See  $R_D$  and  $R_U$  in Figure 17). For the same amount of adjustment, the resistor value calculated for  $R_U$  and  $R_D$  is the same. The formula is as follows.

$$R_{\rm U}$$
 or  $R_{\rm D} = \frac{499}{\Delta \%} - 99.8 \,\rm k\Omega$ 

Where  $\Delta$ % = The desired amount of margin adjust in percent.

## Notes:

- 1. The Margin Up and Margin Down controls were not intended to be activated simultaneously. If they are activated simultaneously, the affect on the output voltage may not completely cancel, resulting in the possibility of a slightly higher error in the output voltage set point.
- 2. The ground reference should be a direct connection to the module GND. This produces a more accurate adjustment at the load circuit terminals. The transistors Q1 and Q2 should be located close to the regulator.
- 3. The Margin Up and Margin Down control inputs are not compatible with devices that source voltage. This includes TTL logic. These are analog inputs and should only be controlled with a true open-drain device (preferably a discrete MOSFET transistor). The device selected should have low off-state leakage current. Each input sources 8 μA when grounded, and has an open-circuit voltage of 0.8 V.

<b>U</b> 1	
% Adjust	R <sub>U</sub> / R <sub>D</sub>
5	0.0 kΩ
4	24.9 kΩ
3	66.5 kΩ
2	150.0 kΩ
1	397.0 kΩ

## Table 6. Margin Up/Down Resistor Values




Figure 17. Margin Up/Down Application Schematic

## **Prebias Startup Capability**

The capability to start up into an output prebias condition is now available to all the 12-V input, PTH series of power modules. (Note that this is a feature enhancement for the many of the W-suffix products) <sup>[1]</sup>.

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes, sometimes used as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, such modules can sink as well as source output current. The 12-V input PTH modules all incorporate synchronous rectifiers, but does not sink current during startup, or whenever the Inhibit pin is held low. Startup includes an initial delay (approximately 8ms–15 ms), followed by the rise of the output voltage under the control of the module's internal soft-start mechanism; see Figure 18.

## **Conditions for Prebias Holdoff**


In order for the module to allow an output prebias voltage to exist (and not sink current), certain conditions must be maintained. The module holds off a prebias voltage when the Inhibit pin is held low, and whenever the output is allowed to rise under soft-start control. Power up under soft-start control occurs upon the removal of the ground signal to the Inhibit pin (with input voltage applied), or when input power is applied with Auto-Track disabled <sup>[2]</sup>. To further ensure that the regulator doesn't sink output current, (even with a ground signal applied to its Inhibit), the input voltage must always be greater than the applied prebias source. This condition must exist throughout the power-up sequence <sup>[3]</sup>.

The soft-start period is complete when the output begins rising above the prebias voltage. Once it is complete the module functions as normal, and sinks current if a voltage higher than the nominal regulation value is applied to its output.

Note: If a prebias condition is not present, the soft-start period is complete when the output voltage has risen to either the set-point voltage, or the voltage applied at the module's Track control pin, whichever is lowest. to its output.

## Demonstration Circuit

Figure 19 shows the startup waveforms for the demonstration circuit shown in Figure 20. The initial rise in  $V_02$  is the prebias voltage, which is passed from the VCCIO to the VCORE voltage rail through the ASIC. Note that the output current from the PTH12010L module ( $I_02$ ) is negligible until its output voltage rises above the applied prebias.






Figure 18. PTH12020W Startup

Figure 19. Prebias Startup Waveforms

# PTH12060W/L

SLTS217D-MAY 2003-REVISED OCTOBER 2005



## Notes:

- 1. Output prebias holdoff is an inherent feature to all PTH120x0L and PTV120x0W/L modules. It has now been incorporated into all modules (including W-suffix modules with part numbers of the form PTH120x0W), with a production lot date code of 0423 or later.
- 2. The prebias start-up feature is not compatible with Auto-Track. If the rise in the output is limited by the voltage applied to the Track control pin, the output sinks current during the period that the track control voltage is below that of the back-feeding source. For this reason, it is recommended that Auto-Track be disabled when not being used. This is accomplished by connecting the Track pin to the input voltage, V<sub>I</sub>. This raises the Track pin voltage well above the set-point voltage prior to the module's start up, thereby, defeating the Auto-Track feature.
- 3. To further ensure that the regulator's output does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the applied prebias source. This condition must exist *throughout* the power-up sequence of the power system.




Figure 20. Application Circuit Demonstrating Prebias Startup

## Remote Sense


Products with this feature incorporate an output voltage sense pin,  $V_0$  Sense. A remote sense improves the load regulation performance of the module by allowing it to compensate for any *IR* voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance.

To use this feature simply connect the  $V_0$  Sense pin to the  $V_0$  node, close to the load circuit (see data sheet standard application circuit). If a sense pin is left open-circuit, an internal low-value resistor (15- $\Omega$  or less) connected between the pin and the output node, ensures the output remains in regulation.

With the sense pin connected, the difference between the voltage measured directly between the  $V_0$  and GND pins, and that measured from  $V_0$  Sense to GND, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V.

Note: The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

## TAPE AND REEL SPECIFICATIONS



#### ÷ Texas INSTRUMENTS www.ti.com

#### **TRAY SPECIFICATIONS** 207.98-- 12.95 203.84 Ĩ 8• Õ PICKUP AREA SEE NOTE jų. **H**| Ľ¢, **-**8• . H A. PIN 1 þ <u>₽</u> Ŀ Е ╏ E Ê ٦f ₿● 8. • þ 8 8 Ŀ ₽● ٠ YY, PITCH T Ē Ľ ٠ • -″B′ NDTE: THE INDUCTOR IS USED TO PICK AND PLACE THE MODULE. IT'S LOCATION MAY VARY FROM PACKAGE STYLE. SEE PRODUCT TABLE 0.000 "A" 252.43 0.000

PTXXXX6X	″A″	"B"	"X"	″Y″			
PTH03060/05060	25.46	24.13	00 50	01.10			
PTH12060	24.66	24.13	39.52	31.12			
PTN78060	28.61	25.35					
ALL DIMENSIONS ARE IN MILLIMETER.							

DEVICES/TRAY 36

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PTH12060LAH	ACTIVE	DIP MOD ULE	EUW	10	36	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTH12060LAS	ACTIVE	DIP MOD ULE	EUY	10	36	TBD	Call TI	Level-1-235C-UNLIM
PTH12060LAST	ACTIVE	DIP MOD ULE	EUY	10	250	TBD	Call TI	Level-1-235C-UNLIM
PTH12060LAZ	ACTIVE	DIP MOD ULE	EUY	10	36	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH12060LAZT	ACTIVE	DIP MOD ULE	EUY	10	250	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH12060WAD	ACTIVE	DIP MOD ULE	EUW	10	36	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTH12060WAH	ACTIVE	DIP MOD ULE	EUW	10	36	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTH12060WAS	ACTIVE	DIP MOD ULE	EUY	10	36	TBD	Call TI	Level-1-235C-UNLIM
PTH12060WAST	ACTIVE	DIP MOD ULE	EUY	10	250	TBD	Call TI	Level-1-235C-UNLIM
PTH12060WAZ	ACTIVE	DIP MOD ULE	EUY	10	36	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH12060WAZT	ACTIVE	DIP MOD ULE	EUY	10	250	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



# PACKAGE OPTION ADDENDUM

12-Jan-2006

to Customer on an annual basis.




NOTES: Α.

- All linear dimensions are in inches (mm). This drawing is subject to change without notice. Β.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm). C.
- D.
- Recommended keep out area for user components Ε.
- F. Pins are 0.040" (1,02) diameter with
- 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy
  - Finish Tin (100%) over Nickel plate
- DXAS TRUMENTS www.ticom

EUY (R-PDSS-B10)

DOUBLE SIDED MODULE



NOTES: A. B.

- All linear dimensions are in inches (mm). This drawing is subject to change without notice.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm). C.
- D.
- E. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy
  - Finish Tin (100%) over Nickel plate Solder Ball See product data sheet.
- J. Dimension prior to reflow solder.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated