查询CD74AC280MG4供应商 **V** TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS250A

CD54/74AC280, CD54/74ACT280

August 1998 - Revised May 2000


Features

- Buffered Inputs
- Typical Propagation Delay
 - 10ns at V_{CC} = 5V, T_A = 25^oC, C_L = 50pF
- Exceeds 2kV ESD Protection per MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply
- ±24mA Output Drive Current
 - Fanout to 15 FAST™ ICs
 - Drives 50 Ω Transmission Lines

Description

The 'AC280 and 'ACT280 are 9-bit odd/even parity generator/checkers that utilize Advanced CMOS Logic technology. Both even and odd parity outputs are available for checking or generating parity for words up to nine bits long. Even parity is indicated (Σ E output is HIGH) when an even number of





9-Bit Odd/Even Parity Generator/Checker

data inputs is HIGH. Odd parity is indicated (Σ O output is HIGH) when an odd number of data inputs is HIGH. Parity checking for words larger than nine bits can be accomplished by tying the Σ E output to any input of an additional 'AC280, 'ACT280 parity checker.


Ordering Information

PART NUMBER	TEMP. RANGE (^O C)	PACKAGE
CD54AC280F3A	-55 to 125	14 Ld CERDIP
CD74AC280E	0 to 70 ^o C, -40 to 85, -55 to 125	14 Ld PDIP
CD74AC280M	0 to 70 ⁰ C, -40 to 85, -55 to 125	14 Ld SOIC
CD54ACT280F3A	-55 to 125	14 Ld CERDIP
CD74ACT280E	0 to 70 ^o C, -40 to 85, -55 to 125	14 Ld PDIP
CD74ACT280M	0 to 70 ^o C, -40 to 85, -55 to 125	14 Ld SOIC

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.





CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

FAST[™] is a Trademark of Fairchild Semiconductor.

Copyright © 2000, Texas Instruments Incorporated

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±50mA
DC V _{CC} or Ground Current, $I_{CC or} I_{GND}$ (Note 3) ±100mA
Operating Conditions

1 0
Temperature Range, T _A 55°C to 125°C
Supply Voltage Range, V _{CC} (Note 4)
AC Types
ACT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V 50ns (Max)
AC Types, 3.6V to 5.5V 20ns (Max)
ACT Types, 4.5V to 5.5V 10ns (Max)

Thermal Information

Thermal Resistance (Typical, Note 5)	θ _{JA} (^o C/W)
PDIP Package	
SOIC Package	
Maximum Junction Temperature (Plastic Package)	150 ⁰ C
Maximum Storage Temperature Range6	5 ^o C to 150 ^o C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. For up to 4 outputs per device, add $\pm 25 \text{mA}$ for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS		Vcc	25 ⁰ C		-40 ^o C TO 85 ^o C		-55 ⁰ C TO 125 ⁰ C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(Ň)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
AC TYPES											
High Level Input Voltage	VIH	-	-	1.5	1.2	-	1.2	-	1.2	-	V
				3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
Low Level Input Voltage	VIL	-	-	1.5	-	0.3	-	0.3	-	0.3	V
				3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
High Level Output Voltage	VOH	V _{IH} or V _{IL}	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V

DC Electrical Specifications (Continued) TEST -40°C TO -55⁰C TO CONDITIONS 25°C 85⁰C 125°C Vcc PARAMETER SYMBOL V_I (V) I_O (mA) (V) MIN MAX MIN MAX MIN MAX UNITS Low Level Output Voltage 0.05 0.1 0.1 1.5 0.1 V VOL VIH or VIL ---0.05 3 0.1 0.1 V -0.1 --0.05 4.5 -0.1 -0.1 -0.1 V 12 3 0.36 0.44 0.5 V ---24 4.5 0.36 0.44 -0.5 V --75 5.5 _ 1.65 -_ V _ _ (Note 6, 7) 50 5.5 V 1.65 -----(Note 6, 7) Input Leakage Current h. 5.5 ±0.1 ±1 V_{CC} or ----±1 μΑ GND **Quiescent Supply Current** V_{CC} or 0 5.5 _ 8 80 _ 160 μΑ ICC _ MSI GND ACT TYPES V High Level Input Voltage VIH _ -4.5 to 2 -2 -2 -5.5 Low Level Input Voltage 4.5 to 0.8 0.8 V V_{IL} 0.8 -----5.5 VIH or VIL V High Level Output Voltage Vон -0.05 4.5 4.4 4.4 4.4 ---24 4.5 3.94 -3.8 -3.7 -V -75 5.5 3.85 V --(Note 6, 7) -50 5.5 3.85 V ---_ -(Note 6, 7) VOL Low Level Output Voltage 0.05 4.5 0.1 0.1 0.1 V VIH or VIL ---24 4.5 0.36 0.44 -0.5 V --75 5.5 1.65 V _ --_ -(Note 6, 7) 50 5.5 1.65 V -----(Note 6, 7) Input Leakage Current Ιį. V_{CC} or 5.5 -±0.1 -±1 -±1 μΑ -GND **Quiescent Supply Current** V_{CC} or 0 5.5 8 80 _ 160 ICC -_ μΑ MSI GND Additional Supply Current per 4.5 to 2.4 2.8 3 ∆lcc Vcc ---mΑ Input Pin TTL Inputs High -2.1 5.5 1 Unit Load

NOTES:

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

7. Test verifies a minimum 50Ω transmission-line-drive capability at 85° C, 75Ω at 125° C.

ACT Input Load Table


INPUT	UNIT LOAD
All	1.43


NOTE: Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25 $^{o}C.$

PARAMETER			-40	°C TO 85°	С	-55 ⁰ C TO 125 ⁰ C			
	SYMBOL	v _{cc} (v)	MIN	ТҮР	MAX	MIN	TYP	MAX	
AC TYPES		•							
Propagation Delay,	t _{PLH} , t _{PHL}	1.5	-	-	239	-	-	263	ns
Any Input to ΣO		3.3 (Note 9)	7.5	-	26	7.3	-	29	ns
		5 (Note 10)	5.4	-	19.1	5.3	-	21	ns
Propagation Delay, Any Input to ΣE	t _{PLH} , t _{PHL}	1.5	-	-	227	-	-	250	ns
		3.3	7.2	-	25	7	-	28	ns
		5	5.2	-	18.2	5	-	20	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C _{PD} (Note 11)	-	-	115	-	-	115	-	pF
ACT TYPES									
Propagation Delay, Any Input to ΣO	t _{PLH} , t _{PHL}	5 (Note 10)	5.6	-	19.6	5.4	-	21.6	ns
Propagation Delay, Any Input to ΣE	t _{PLH} , t _{PHL}	5	5.6	-	19.6	5.4	-	21.6	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C _{PD} (Note 11)	-	-	115	-	-	115	-	pF

NOTES:

- 8. Limits tested 100%
- 9. 3.3V Min is at 3.6V, Max is at 3V.
- 10. 5V Min is at 5.5V, Max is at 4.5V.
- 11. C_{PD} is used to determine the dynamic power consumption per package. AC: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ ACT: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.





NOTE: For AC Series Only: When V_{CC} = 1.5V, R_L = 1k $\!\Omega.$

	AC	ACT
Input Level	V _{CC}	3V
Input Switching Voltage, V _S	0.5 V _{CC}	1.5V
Output Switching Voltage, V _S	0.5 V _{CC}	0.5 V _{CC}

FIGURE 1.

FIGURE 2. PROPAGATION DELAY TIMES

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated

9-Oct-2007

PACKAGING INFORMATION

Τενδε

www.ti.com

JMENTS

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54AC280F3A	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
CD54ACT280F3A	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC280E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC280EE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC280M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC280M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC280M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC280M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC280ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC280MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT280EE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT280M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT280MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

compatible) as defined above.

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS




Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL BOX INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC280M96	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
CD74ACT280M96	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1



PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
CD74AC280M96	D	14	SITE 41	346.0	346.0	33.0
CD74ACT280M96	D	14	SITE 41	346.0	346.0	33.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.

