

K5P2880YCM - T085

Document Title

Multi-Chip Package MEMORY

128M Bit (16Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial issue.	Jun. 11th 2001	Advanced Information

Note : For more detailed features and specifications including FAQ, please refer to Samsung's web site.
http://samsungelectronics.com/semiconductors/products/products_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



ELECTRONICS

K5P2880YCM - T085

Multi-Chip Package MEMORY

128M Bit (16Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

FEATURES

- Power Supply voltage : 2.7V to 3.3 V
- Organization
 - Flash : (16M + 512K)bit x 8bit
 - SRAM : 1M x 8 / 512K x 16 bit
- Access Time
 - Flash : Random access : 10us(Max.), Serial read : 50ns(Min.)
 - SRAM : 85 ns
- Power Consumption (typical value)
 - Flash Read Current : 10 mA(@20MHz)
 - Program/Erase Current : 10 mA
 - Standby Current : 10 μ A
 - SRAM Operating Current : 20 mA
 - Standby Current : 0.5 μ A
- Flash Automatic Program and Erase
 - Page Program : (512 + 16)Byte
 - Block Erase : (16K + 512)Byte
- Flash Fast Write Cycle Time
 - Program time : 300us(Typ.)
 - Block Erase Time : 2ms(Typ.)
- Flash Endurance : 100,000 Program/Erase Cycles Minimum
- Flash Data Retention : 10 years
- SRAM Data Retention : 1.5 V (min.)
- Operating Temperature : -25°C ~ 85°C
- Package : 69 - ball TBGA Type - 8 x 13mm, 0.8 mm pitch


GENERAL DESCRIPTION

The K5P2880YCM featuring single 3.0V power supply is a Multi ChipPackage Memory which combines 128Mbit Nand Flash and 8Mbit full CMOS SRAM.

The 128Mbit Flash memory is organized as 16M x8 bit and the 8Mbit SRAM is organized as 1M x8 or 512K x16 bit. In 128Mb NAND Flash a 528-byte page program can be typically achieved within 300us and an 16K-byte block erase can be typically achieved within 2ms. In serial read operation, a byte can be read by 50ns. The I/O pins serve as the ports for address and data input/output as well as command inputs. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 16 bytes of a page combined with the other 512 bytes can be utilized by system-level ECC. The 8Mbit SRAM supports the low data retention voltage for battery backup operation with low current.

The K5P2880YCM is suitable for use in data memory of mobil communication system to reduce not only mount area but also power consumption. This device is available in 69-ball TBGA Type.

BALL CONFIGURATION



69 Ball TBGA , 0.8mm Pitch
Top View (Ball Down)

BALL DESCRIPTION

Ball Name	Description
A ₀ to A ₁₈	Address Input Balls (SRAM)
D/Q ₀ to D/Q ₇	Data Input/Output Balls (Common)
D/Q ₈ to D/Q ₁₅	Data Input/Output Balls (SRAM)
V _{ccs}	Power Supply (SRAM)
V _{ccf}	Power Supply (Flash Memory)
V _{ccQF}	Output Buffer Power (Flash Memory) This input may be tied directly to V _{ccf} .
V _{ss}	Ground (Common)
\overline{UB}	Upper Byte Enable (SRAM)
\overline{LB}	Lower Byte Enable (SRAM)
\overline{WP}	Write Protection (Flash Memory)
CLE	Command Latch Enable(Flash Memory)
ALE	Address Latch Enable(Flash Memory)
\overline{BYTES}	Byte Control (SRAM)
SA	Address Inputs (SRAM)
$\overline{CE_F}$	Chip Enable (Flash Memory)
$\overline{CS1s}$	Chip Enable (SRAM Low Active)
CS2s	Chip Enable (SRAM High Active)
\overline{WE}	Write Enable (Common)
$\overline{OE/RE}$	Output Enable (Common)
R/ \overline{B}	Ready/Busy (Flash memory)
N.C	No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. Flash ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	Column Address
2nd Cycle	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄	A ₁₅	A ₁₆	Row Address
3rd Cycle	A ₁₇	A ₁₈	A ₁₉	A ₂₀	A ₂₁	A ₂₂	A ₂₃	*L	(Page Address)

NOTE : Column Address : Starting Address of the Register.

00h Command(Read) : Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

* A₈ is set to "Low" or "High" by the 00h or 01h Command.

* L must be set to "Low"

NAND FLASH PRODUCT INTRODUCTION

The NAND Flash is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528 columns. Spare 16 columns are located in 512 to 527 column address. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected like NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed by one NAND structures, totaling 8448 NAND structures of 16 cells. The array organization is shown in Figure 2. Program and read operations are executed on a page basis, while erase operation is executed on a block basis. The memory array consists of 1024 blocks, and a block is separately erasable by 16K-byte unit. It indicates that the bit by bit erase operation is prohibited on the NAND Flash.

The NAND Flash has addresses multiplexed with 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except Page Program command and Block Erase command which require two cycles: one cycle for setup and another for execution. The 16M byte physical space requires 24 addresses, thereby requiring three cycles for byte-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following required command input. In Block Erase operation, however, only two row address cycles are used. Device operations are selected by writing specific commands into command register. Table 1 defines the specific commands of the NAND Flash.

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h/01h ⁽¹⁾	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	O
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	O

NOTE : 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h) on the next cycle.

K5P2880YCM - T085

Table 2. FLASH MEMORY OPERATIONS TABLE

CLE	ALE	CE	WE	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Sequential Read & Data Output	
L	L	X	H	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X ⁽¹⁾	X	X	X	L	Write Protect	
X	X	H	X	X	0V/Vcc ⁽²⁾	Stand-by	

NOTE : 1. X can be V_{IL} or V_{IH}.
2. WP should be biased to CMOS high or CMOS low for standby.

Table 3. SRAM OPERATIONS TABLE

1. Word Mode

CS ₁	CS ₂	OE	WE	BYTE	SA	LB	UB	I/O ₀₋₇	I/O ₈₋₁₅	Mode	Power
H	X	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	L	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	X	X	X	X	X	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	Vcc	X	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	Vcc	X	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	Vcc	X	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	Vcc	X	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	Vcc	X	L	L	Dout	Dout	Word Read	Active
L	H	X	L	Vcc	X	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X	L	Vcc	X	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X	L	Vcc	X	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

2. Byte Mode

CS ₁	CS ₂	OE	WE	BYTE	SA	LB	UB	I/O ₀₋₇	I/O ₈₋₁₅	Mode	Power
H	X	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	L	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
L	H	H	H	Vss	SA ¹⁾	DNU	DNU	High-Z	DNU	Output Disabled	Active
L	H	L	H	Vss	SA ¹⁾	DNU	DNU	Dout	DNU	Lower Byte Read	Active
L	H	X	L	Vss	SA ¹⁾	DNU	DNU	Din	DNU	Lower Byte Write	Active

Note: X means don't care. (Must be low or high state)
1. Address input for byte operation.

K5P2880YCM - T085

FLASH MEMORY OPERATION


PAGE READ

Upon initial device power up, the device status is initially Read1 command(00h) latched. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operation are available : random read, serial page read. The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than 10 μ s(t_R). The system controller can detect the completion of this data transfer(t_R) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out by sequential RE pulse of 50ns period cycle. High to low transitions of the RE clock take out the data from the selected column address up to the last column address.

Read1 and Read2 commands determine pointer which selects either main area or spare area. The spare area(512 to 527 bytes) may be selectively accessed by writing the Read2 command. Addresses A₀ to A₃ set the starting address of spare area while addresses A₄ to A₇ are ignored. To move the pointer back to the main area, Read1 command(00h/01h) is needed. Figures 3 through 4 show typical sequence and timing for each read operation.

Figure 3,4 details the sequence.


Figure 3. Read1 Operation



* After data access on 2nd half array by 01H command, the start pointer is automatically moved to 1st half array (00h) at next cycle.

K5P2880YCM - T085

Figure 4. Read2 Operation




PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state-control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process starts, the Read Status Register command may be entered, with \overline{RE} and \overline{CE} low, to read the status register. The CPU can detect the completion of a program cycle by monitoring the $\overline{R/B}$ output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 5). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 5. Program & Read Status Operation




BLOCK ERASE

The Erase operation is done on a block(8K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A₁₄ to A₂₃ is valid while A₉ to A₁₃ is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write state-control handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked.

Figure 6 details the sequence.

Figure 6. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when $\overline{R/B}$ pins are common-wired. \overline{RE} or \overline{CE} does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.


Table4. Read Status Register Definition

I/O #	Status	Definition
I/O ₀	Program / Erase	"0" : Successful Program / Erase
		"1" : Error in Program / Erase
I/O ₁	Reserved for Future Use	"0"
I/O ₂		"0"
I/O ₃		"0"
I/O ₄		"0"
I/O ₅		"0"
I/O ₆	Device Operation	"0" : Busy "1" : Ready
I/O ₇	Write Protect	"0" : Protected "1" : Not Protected

K5P2880YCM - T085

READY/BUSY

The device has a $\overline{R/B}$ output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The $\overline{R/B}$ pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more $\overline{R/B}$ outputs to be Or-tied. An appropriate pull-up resistor is required for proper operation and the value may be calculated by the following equation.




$$R_p = \frac{V_{cc}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \sum I_L} = \frac{2.9V}{8\text{mA} + \sum I_L}$$

where I_L is the sum of the input currents of all devices tied to the $\overline{R/B}$ pin.

DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever V_{cc} is below about 2V. \overline{WP} pin provides hardware protection and is recommended to be kept at V_{IL} during power-up and power-down as shown in Figure 9. The two step command sequence for program/erase provides additional software protection.

Figure 9. AC Waveforms for Power Transition



NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block of the NAND Flash, however, is fully guaranteed to be a valid block.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte in the spare area. *Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh data at the column address of 517. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 10). Any intentional erasure of the original invalid block information is prohibited.*




Figure 10. Flow chart to create invalid block table

Error in write or read operation

Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase --> Block Replacement
	Program Failure	Status Read after Program --> Block Replacement Read back (Verify after Program) --> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction

ECC

: Error Correcting Code --> Hamming Code etc.
Example) 1bit correction & 2bit detection

Figure 11. Flash Program flow chart





Figure 12. Flash Erase Flow Chart



* : If erase operation results in an error, map out the failing block and replace it with another block.

Figure 13. Flash Read Flow Chart





Figure 14. Flash Block Replacement



When the error happens with page "a" of Block "A", try to write the data into another Block "B" from an external buffer. Then, prevent further system access to Block "A" (by creating a "invalid block" table or other appropriate scheme.)

K5P2880YCM - T085

Pointer Operation of NAND Flash

The Flash memory has three modes to set the destination of the pointer. The pointer is set to "A" area by the "00h" command, to "B" area by the "01h" command, and to "C" area by the "50h" command. Table 6 shows the destination of the pointer, and figure 15 shows the block diagram of its operations.

Table 6. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)






Figure 15. Block Diagram of Pointer Operation

Example of Programming with successive Pointer Operation

(1) "A" area program



(2) "B" area program



(3) "C" area program




Table 7. Pointer Status after each operation

Operation	Pointer status after operation
Program	With previous 00h, Device is set to 00h Plane With previous 01h, Device is set to 00h Plane* With previous 50h, Device is set to 50h Plane
Reset	"00h" Plane("A" area)
Power up	"00h" Plane("A" area)

* 01h command is valid just one time when it is used as a pointer for program/erase.

* Erase operation does not affect the pointer status. Previous pointer status is maintained.

K5P2880YCM - T085

System Interface Using $\overline{\text{CE}}$ dont-care.

For an easier system interface, $\overline{\text{CE}}$ may be inactive during data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant saving in power consumption.

Figure 16. Program Operation with $\overline{\text{CE}}$ dont-care.





Figure 17. Read Operation with $\overline{\text{CE}}$ dont-care.



K5P2880YCM - T085

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V _{IN}	-0.5 to (V _{ccf} , V _{ccs}) + 0.3	V
	V _{ccf} , V _{ccs}	-0.2 to 3.6V	V
	V _{ccQ}	-0.2 to 3.6V	°C
Temperature Under Bias	T _{BIAS}	-25 to + 125	°C
Storage Temperature	T _{STG}	-65 to + 150	°C

NOTE :

1. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.
Maximum DC voltage on input/output pins is V_{ccQ}+0.3V which, during transitions, may overshoot to V_{cc}+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, T_A=-25 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{ccf} , V _{ccs}	2.7	3.0	3.3	V
Supply Voltage	V _{ccQ}	2.7	3.0	3.3	V
Supply Voltage	V _{ss}	0	0	0	V

DC AND OPERATING CHARACTERISTICS(Recommended operating conditions otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{ccf} , V _{ccs} =V _{ccf} Max., V _{ccs} Max. V _{ccQf} =V _{ccQf} Max., V _{IN} =V _{ccQf} or GND	-	±10	μA
Output Leakage Current	I _{LO}	V _{ccf} , V _{ccs} =V _{ccf} Max., V _{ccs} Max. V _{ccQf} =V _{ccQf} Max., V _{IN} =V _{ccQf} or GND	-	±10	μA
Input Low Voltage Level, All inputs	V _{IL}		-0.4	0.4	V
Input High Voltage Level	V _{IH}		V _{ccQf} -0.4	V _{ccQf} +0.4	
Output Low Voltage Level	V _{OL}	V _{ccf} =V _{ccf} Min, V _{ccs} =V _{ccs} Min I _{OL} = 0.1mA	-	0.4	
Output High Voltage Level	V _{OH}	V _{ccf} =V _{ccf} Min, V _{ccs} =V _{ccs} Min. I _{OH} = -0.1mA	V _{ccQ} -0.3	-	

K5P2880YCM - T085

DC AND OPERATING CHARACTERISTICS(Continued)

Parameter		Symbol	Test Conditions	Typ	Max	Unit
Flash	Active Sequential Read Currnt	Icc1f	tRC=50ns, \overline{CE} =V _{IL} , I _{OUT} =0mA V _{CCf} =V _{CCfMax} , V _{CCQf} =V _{CCQfMax}	10	20	mA
	Active Program Current	Icc2f	V _{CCf} =V _{CCfMax} , V _{CCQf} =V _{CCQfMax}	10	20	mA
	Active Erase Current	Icc3f	V _{CCf} =V _{CCfMax} , V _{CCQf} =V _{CCQfMax}	10	20	mA
	Stand_by Current	ISB2f	\overline{CE} =V _{CCQf} , \overline{WP} =0V/V _{CCQf}	10	50	μA
SRAM	Operating Current	Icc1s	Cycle time=1μs, 100% duty, $\overline{CS1}$ s≤0.2V, CS2s≥V _{CCS} -0.2V, All outputs open V _{IN} ≤0.2V or V _{IN} ≥V _{CCS} -0.2V		5	mA
		Icc2s	Cycle time=Min, 100% duty, $\overline{CS1}$ s=V _{IL} , CS2s=V _{IH} All outputs open, V _{IN} =V _{IL} or V _{IH}		30	mA
	Stand_by Current(CMOS)	ISB2s	$\overline{CS1}$ s≥V _{CCS} -0.2V, CS2s≥V _{CCS} -0.2V ($\overline{CS1}$ s controlled) or CS2s≤0.2V (CS2s controlled), BYTEs=V _{SS} or V _{CCS} Other input =0~V _{CCS}		15	μA

CAPACITANCE (T_A = 25 °C, V_{CC} = 3.0V, f = 1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{IL} =0V	-	20	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	18	pF

Note : Capacitance is periodically sampled and not 100% tested.

VALID BLOCK OF FLASH MEMORY

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	N _{VB}	1014	1020	1024	Blocks

NOTE :


- The Flash memory may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. **Do not try to access these invalid blocks for program and erase.** Refer to the attached technical notes for a appropriate management of invalid blocks.
- The 1st block, which is placed on 00h block address, is guaranteed to be a valid block.

K5P2880YCM - T085


AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to VccQf
Input Rise and Fall Times	5ns
Input and Output Timing Levels	VccQf/2
Output Load	1TTL gate and CL = 50pF

Note : AC test inputs are driven at VccQ for a logic "1" and 0.0V for a logic "0". Input timing begins, and output timing ends, at VccQ / 2. Input rise and fall times (10% - 90%)<5ns. Worst case speed condition are when VccQf = VccQf Min.



Input Pulse and Test Point



K5P2880YCM - T085

Flash Program/Erase Characteristics

Parameter		Symbol	Min	Typ	Max	Unit
Program Time		t _{PROG}	-	300	600	μs
Number of Partial Program Cycles in the Same Page	Main Array	Nop	-	-	2	cycles
	Spare Array		-	-	3	cycles
Block Erase Time		t _{BERS}	-	2	4	ms

Flash AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	t _{CLS}	0	-	ns
CLE Hold Time	t _{CLH}	10	-	ns
$\overline{\text{CE}}$ Setup Time	t _{CS}	0	-	ns
$\overline{\text{CE}}$ Hold Time	t _{CH}	10	-	ns
$\overline{\text{WE}}$ Pulse Width	t _{WP}	25	-	ns
ALE Setup Time	t _{ALS}	0	-	ns
ALE Hold Time	t _{ALH}	10	-	ns
Data Setup Time	t _{DS}	20	-	ns
Data Hold Time	t _{DH}	10	-	ns
Write Cycle Time	t _{WC}	50	-	ns
$\overline{\text{WE}}$ High Hold Time	t _{WH}	15	-	ns

Flash AC Characteristics for Operation


Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	t _R	-	10	μs
ALE to $\overline{\text{RE}}$ Delay(ID read)	t _{AR1}	20	-	ns
ALE to $\overline{\text{RE}}$ Delay(Read cycle)	t _{AR2}	50	-	ns
$\overline{\text{CE}}$ Access Time	t _{CEA}	-	45	ns
Ready to $\overline{\text{RE}}$ Low	t _{RR}	20	-	ns
$\overline{\text{RE}}$ Pulse Width	t _{RP}	30	-	ns
$\overline{\text{WE}}$ High to Busy	t _{WB}	-	100	ns
Read Cycle Time	t _{RC}	50	-	ns
$\overline{\text{RE}}$ Access Time	t _{REA}	-	35	ns
$\overline{\text{RE}}$ High to Output Hi-Z	t _{RHZ}	15	30	ns
$\overline{\text{CE}}$ High to Output Hi-Z	t _{CHZ}	-	20	ns
$\overline{\text{RE}}$ High Hold Time	t _{REH}	15	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	t _{IR}	0	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	t _{WHR}	60	-	ns
Device Resetting Time(Read/Program/Erase)	t _{RST}	-	5/10/500 ⁽¹⁾	μs

NOTE :


1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us

K5P2880YCM - T085

* Command Latch Cycle




* Address Latch Cycle




K5P2880YCM - T085

* Input Data Latch Cycle




* Sequential Out Cycle after Read (CLE=L, WE=H, ALE=L)




NOTES : Transition is measured $\pm 200\text{mV}$ from steady state voltage with load.
This parameter is sampled and not 100% tested.

K5P2880YCM - T085

* Status Read Cycle




READ1 OPERATION(READ ONE PAGE)




K5P2880YCM - T085

READ2 OPERATION(READ ONE PAGE)




PAGE PROGRAM OPERATION




K5P2880YCM - T085

BLOCK ERASE OPERATION(ERASE ONE BLOCK)



MANUFACTURE & DEVICE ID READ OPERATION



K5P2880YCM - T085

SRAM AC CHARACTERISTICS

Parameter List		Symbol	85ns		Units
			Min	Max	
Read	Read cycle time	t _{RC}	85	-	ns
	Address access time	t _{AA}	-	85	ns
	Chip select to output	t _{CO1} , t _{CO2}	-	85	ns
	Output enable to valid output	t _{OE}	-	45	ns
	\overline{UB} , \overline{LB} Access Time	t _{BA}	-	85	ns
	Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	ns
	\overline{UB} , \overline{LB} enable to low-Z output	t _{BLZ}	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	ns
	Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	25	ns
	\overline{UB} , \overline{LB} disable to high-Z output	t _{BHZ}	0	25	ns
	Output disable to high-Z output	t _{OHZ}	0	25	ns
	Output hold from address change	t _{OH}	15	-	ns
Write	Write cycle time	t _{WC}	85	-	ns
	Chip select to end of write	t _{CW}	70	-	ns
	Address set-up time	t _{AS}	0	-	ns
	Address valid to end of write	t _{AW}	70	-	ns
	\overline{UB} , \overline{LB} Valid to End of Write	t _{BW}	70	-	ns
	Write pulse width	t _{WP}	60	-	ns
	Write recovery time	t _{WR}	0	-	ns
	Write to output high-Z	t _{WHZ}	0	25	ns
	Data to write time overlap	t _{DW}	35	-	ns
	Data hold from write time	t _{DH}	0	-	ns
	End write to output low-Z	t _{OW}	5	-	ns

SRAM DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Typ	Max	Unit
V _{CCS} for data retention	V _{DR}	$\overline{CS1s} \geq V_{CCS} - 0.2V$ 1)		1.5	-	3.3	V
Data retention current	I _{DR}	$V_{CCS} = 3.0V$, $\overline{CS1s} \geq V_{CCS} - 0.2V$ 1)	25 °C	-	2.0 2)	5	μA
			85 °C		-	25	
Data retention set-up time	t _{SDR}	See data retention waveform		0	-	-	ns
Recovery time	t _{RDR}			t _{RC}	-	-	


1. $\overline{CS1s} \geq V_{CCS} - 0.2V$, $\overline{CS2s} \geq V_{CCS} - 0.2V$ ($\overline{CS1s}$ controlled) or $\overline{CS2s} \leq 0.2V$ ($\overline{CS2s}$ controlled), BYTE = V_{SS} or V_{CC}.

2. Typical values are not 100% tested


K5P2880YCM - T085

SRAM TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS1S}=\overline{OE}=V_{IL}$, $CS2S=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$, if CIOs is low, ignore $\overline{UB}/\overline{LB}$ timing)




NOTES (READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

SRAM TIMMING DIAGRAMS

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled, if CIOs is low, ignore $\overline{UB}/\overline{LB}$ timing)




TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS1s}$ Controlled, if CIOs is low, ignore $\overline{UB}/\overline{LB}$ timing)



K5P2880YCM - T085

TIMING WAVEFORM OF WRITE CYCLE(3) (\overline{UB} , \overline{LB} Controlled, CIOs must be high.)




NOTES (WRITE CYCLE)

1. A write occurs during the overlap (t_{WP}) of low $\overline{CS1s}$ and low \overline{WE} . A write begins when $\overline{CS1s}$ goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when $\overline{CS1s}$ goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS1s}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS1s}$ or \overline{WE} going high.

SRAM DATA RETENTION WAVE FORM

$\overline{CS1s}$ controlled



$\overline{CS2s}$ controlled

