## **Document Title**

## Multi-Chip Package MEMORY 128M Bit (16Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

## **Revision History**

### Revision No. History

0.0 Initial issue.

Draft Date

<u>Remark</u>

Jun. 11th 2001

Advanced Information

Note : For more detailed features and specifications including FAQ, please refer to Samsungs web site. http://samsungelectronics.com/semiconductors/products/products\_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



## Multi-Chip Package MEMORY 128M Bit (16Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

## FEATURES

- Power Supply voltage : 2.7V to 3.3 V
- Organization
  - Flash : (16M + 512K)bit x 8bit
- SRAM : 1M x 8 / 512K x 16 bit
- Access Time
- Flash : Random access : 10us(Max.), Serial read : 50ns(Min.) - SRAM : 85 ns
- Power Consumption (typical value)
- Flash Read Current : 10 mA(@20MHz) Program/Erase Current : 10 mA Standby Current : 10 μA
- SRAM Operating Current : 20 mA Standby Current : 0.5 μA
- Flash Automatic Program and Erase Page Program : (512 + 16)Byte Block Erase : (16K + 512)Byte
- Flash Fast Write Cycle Time Program time : 300us(Typ.) Block Erase Time : 2ms(Typ.)
- Flash Endurance : 100,000 Program/Erase Cycles Minimum
- Flash Data Retention : 10 years

3

A7

A6

A5

A4

Vss

OE/RE

DQ0

DQ8

4

LB

UB

A18

A17

DQ1

DQ9

DQ10

DQ2

- SRAM Data Retention : 1.5 V (min.)
- Operating Temperature : -25°C ~ 85°C
- Package : 69 ball TBGA Type 8 x 13mm, 0.8 mm pitch

5

N.C

CLE

CEf

ALE

DQ3

VccQ

DQ11

N.C

6

N.C

WE

CS2s

N.C

DQ4

Vccs

BYTES

N.C

69 Ball TBGA , 0.8mm Pitch Top View (Ball Down)

7

A8

N.C

A9

A10

DQ6

(DQ13

DQ12

DQ5

8

A11

A12

A13

A14

SA

(DQ15

DQ7

DQ14

9

A15

N.C

Vccf

A16

R/B

Vss

10

N.C

N.C

NC

N.C

## **BALL CONFIGURATION**

1

N.C

Index

N.C

N.C

N.C

А

В

С

D

Е

F

G

Н

J

Κ

2

A3

A2

A1

A0

WP

CS1s

## **GENERAL DESCRIPTION**

The K5P2880YCM featuring single 3.0V power supply is a Multi ChipPackage Memory which combines 128Mbit Nand Flash and 8Mbit full CMOS SRAM.

The 128Mbit Flash memory is organized as 16M x8 bit and the 8Mbit SRAM is organized as 1M x8 or 512K x16 bit. In 128Mb NAND Flash a 528-byte page program can be typically achieved within 300us and an 16K-byte block erase can be typically achieved within 2ms. In serial read operation, a byte can be read by 50ns. The I/O pins serve as the ports for address and data input/output as well as command inputs. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 16 bytes of a page combined with the other 512 bytes can be utilized by system-level ECC. The 8Mbit SRAM supports the low data retention voltage for battery backup operation with low current.

The K5P2880YCM is suitable for use in data memory of mobil communication system to reduce not only mount area but also power consumption. This device is available in 69-ball TBGA Type.


## BALL DESCRIPTION

Ball Name	Description
A0 to A18	Address Input Balls (SRAM)
D/Q0 to D/Q7	Data Input/Output Balls (Common)
D/Q8 to D/Q15	Data Input/Output Balls (SRAM)
Vccs	Power Supply (SRAM)
Vccf	Power Supply (Flash Memory)
VccQF	Output Buffer Power (Flash Memory) This input may be tied directly to Vccr.
Vss	Ground (Common)
UB	Upper Byte Enable (SRAM)
LB	Lower Byte Enable (SRAM)
WP	Write Protection (Flash Memory)
CLE	Command Latch Enable(Flash Memory)
ALE	Address Latch Enable(Flash Memory)
BYTEs	Byte Control (SRAM)
SA	Address Inputs (SRAM)
CEF	Chip Enable (Flash Memory)
CS1s	Chip Enable (SRAM Low Active)
CS2s	Chip Enable (SRAM High Active)
WE	Write Enable (Common)
OE/RE	Output Enable (Common)
R/B	Ready/Busy (Flash memory)
N.C	No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



## Figure 1. FUNCTIONAL BLOCK DIAGRAM



NOTE : Column Address : Starting Address of the Register.

00h Command(Read) : Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

 $^{\ast}$  As is set to "Low" or "High" by the 00h or 01h Command.

\* L must be set to "Low"



## NAND FLASH PRODUCT INTRODUCTION

The NAND Flash is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528 columns. Spare 16 columns are located in 512 to 527 column address. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected like NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed by one NAND structures, totaling 8448 NAND structures of 16 cells. The array organization is shown in Figure 2. Program and read operations are executed on a page basis, while erase operation is executed on a block basis. The memory array consists of 1024 blocks, and a block is separately erasable by 16K-byte unit. It indicates that the bit by bit erase operation is prohibited on the NAND Flash.

The NAND Flash has addresses multiplexed with 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except Page Program command and Block Erase command which require two cycles: one cycle for setup and another for execution. The 16M byte physical space requires 24 addresses, thereby requiring three cycles for byte-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following required command input. In Block Erase operation, however, only two row address cycles are used. Device operations are selected by writing specific commands into command register. Table 1 defines the specific commands of the NAND Flash.

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h/01h <sup>(1)</sup>	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	0

## Table 1. COMMAND SETS

**NOTE** : 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h) on the next cycle.



## **Table 2. FLASH MEMORY OPERATIONS TABLE**

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L		Н	Х	Read Mode	Command Input	
L	Н	L		Н	Х	Read Mode	Address Input(3clock)	
Н	L	L		Н	Н	Write Mode	Command Input	
L	Н	L		Н	Н		Address Input(3clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н	₹	Х	Sequential Read & Data Output		
L	L	Х	Н	Н	Х	During Read(Busy)		
Х	Х	Х	Х	Х	Н	During Program(Busy)		
Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X <sup>(1)</sup>	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc <sup>(2)</sup>	Stand-by		

 $\begin{array}{l} \textbf{NOTE}: 1. \ \underline{X} \ \underline{can} \ be \ V_{\text{IL}} \ or \ V_{\text{IH}}. \\ 2. \ \overline{WP} \ should \ be \ biased \ to \ CMOS \ high \ or \ CMOS \ low \ for \ standby. \end{array}$ 

## **Table 3. SRAM OPERATIONS TABLE**

## 1. Word Mode

CS1	CS <sub>2</sub>	OE	WE	BYTE	SA	LB	UB	I/O0~7	<b>I/O</b> 8~15	Mode	Power
н	х	х	х	х	Х	х	х	High-Z	High-Z	Deselected	Standby
х	L	х	х	Х	Х	х	х	High-Z	High-Z	Deselected	Standby
Х	х	Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Standby
L	н	Н	н	Vcc	Х	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Vcc	Х	Х	L	High-Z	High-Z	Output Disabled	Active
L	н	L	Н	Vcc	Х	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Vcc	Х	Н	L	High-Z	Dout	Upper Byte Read	Active
L	н	L	н	Vcc	Х	L	L	Dout	Dout	Word Read	Active
L	н	х	L	Vcc	Х	L	н	Din	High-Z	Lower Byte Write	Active
L	н	Х	L	Vcc	Х	Н	L	High-Z	Din	Upper Byte Write	Active
L	н	Х	L	Vcc	Х	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

### 2. Byte Mode

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	BYTE	SA	LB	UB	<b>I/O</b> 0~7	<b>I/O</b> 8~15	Mode	Power
н	х	Х	х	х	Х	х	х	High-Z	High-Z	Deselected	Standby
х	L	Х	х	х	Х	х	х	High-Z	High-Z	Deselected	Standby
L	н	Н	Н	Vss	SA <sup>1)</sup>	DNU	DNU	High-Z	DNU	Output Disabled	Active
L	н	L	Н	Vss	SA <sup>1)</sup>	DNU	DNU	Dout	DNU	Lower Byte Read	Active
L	Н	Х	L	Vss	SA <sup>1)</sup>	DNU	DNU	Din	DNU	Lower Byte Write	Active

Note: X means don't care.(Must be low or high state) 1. Address input for byte operation.




## FLASH MEMORY OPERATION

### PAGE READ

Upon initial device power up, the device status is initially Read1 command(00h) latched. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operation are available : random read, serial page read. The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than  $10\mu$ s(tR). The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out by sequential RE pulse of 50ns period cycle. High to low transitions of the RE clock take out the data from the selected column address up to the last column address.

Read1 and Read2 commands determine pointer which selects either main area or spare area. The spare area(512 to 527 bytes) may be selectively accessed by writing the Read2 command. Addresses A<sub>0</sub> to A<sub>3</sub> set the starting address of spare area while addresses A<sub>4</sub> to A<sub>7</sub> are ignored. To move the pointer back to the main area, Read1 command(00h/01h) is needed. Figures 3 through 4 show typical sequence and timing for each read operation.


Figure 3,4 details the sequence.



## Figure 3. Read1 Operation

\* After data access on 2nd half array by 01H command, the start pointer is automatically moved to 1st half array (00h) at next cycle.






### PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state-control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The CPU can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 5). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.






### **BLOCK ERASE**

The Erase operation is done on a block(8K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A14 to A23 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write state-control handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked.

Figure 6 details the sequence.

Figure 6. Block Erase Operation



### **READ STATUS**

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

I/O #	Status	Definition		
I/O0	Program / Erase	"0" : Successful Program / Erase		
1,00		"1" : Error in Program / Erase		
I/O1		"0"		
I/O2		"0"		
I/O3	Reserved for Future Use	"O" "O"		
I/O4				
I/O5		"0"		
I/O6	Device Operation	"0" : Busy "1" : Ready		
I/O7	Write Protect	"0" : Protected "1" : Not Protected		


### **Table4. Read Status Register Definition**



### **READ ID**

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code (73h) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 7 shows the operation sequence.

### Figure 7. Read ID Operation



#### RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase modes, the reset operation will abort these operation. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. Internal address registers are cleared to "0"s and data registers to "1"s. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted to by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 8 below.

#### Figure 8. RESET Operation

R/B		tRST	
I/Oo ~ 7	(FFh)		


### Table5. Device Status

	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command



### READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. An appropriate pull-up resister is required for proper operation and the value may be calculated by the following equation.




Da	Vcc(Max.) - VoL(Max.)		2.9V	
Rp =	Iol + ∑Il	=	8mA + ∑l∟	

where IL is the sum of the input currents of all devices tied to the  $R/\overline{B}$  pin.

### DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V. WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down as shown in Figure 9. The two step command sequence for program/erase provides additional software protection.

#### Figure 9. AC Waveforms for Power Transition




# NAND Flash Technical Notes

### Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block of the NAND Flash, however, is fully guaranteed to be a valid block.

### Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh data at the column address of 517. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 10). Any intentional erasure of the original invalid block information is prohibited.



## Figure 10. Flow chart to create invalid block table



#### Error in write or read operation

Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

	Failure Mode	Detection and Countermeasure sequence
	Erase Failure	Status Read after Erase> Block Replacement
Write	Program Failure	Status Read after Program> Block Replacement Read back ( Verify after Program)> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction

### ECC

: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection

## Figure 11. Flash Program flow chart






Figure 12. Flash Erase Flow Chart




Start

Write 00h


**Read Data** 

Yes



: If erase operation results in an error, map out the failing block and replace it with another block. (\*)

Figure 14. Flash Block Replacement



### **Pointer Operation of NAND Flash**

The Flash memory has three modes to set the destination of the pointer. The pointer is set to "A" area by the "00h" command, to "B" area by the "01h" command, and to "C" area by the "50h" command. Table 6 shows the destination of the pointer, and figure 15 shows the block diagram of its operations.

#### Table 6. Destination of the pointer

Command	Pointer position	Area
00h 01h	0 ~ 255 byte 256 ~ 511 byte	1st half array(A) 2nd half array(B)
50h	512 ~ 527 byte	spare array(C)






Figure 15. Block Diagram of Pointer Operation

### Example of Programming with successive Pointer Operation





(3) "C" area program



## Table 7. Pointer Status after each operation

Operation	Pointer status after operation
Program	With previous 00h, Device is set to 00h Plane With previous 01h, Device is set to 00h Plane* With previous 50h, Device is set to 50h Plane
Reset	"00h" Plane("A" area)
Power up	"00h" Plane("A" area)

\* 01h command is valid just one time when it is used as a pointer for program/erase.

\* Erase operation does not affect the pointer status. Previous pointer status is maintained.



## System Interface Using CE dont-care.

For an easier system interface,  $\overline{CE}$  may be inactive during data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating  $\overline{CE}$  during the data-loading and reading would provide significant saving in power consumption.




Figure 16. Program Operation with  $\overline{\text{CE}}$  dont-care.

**ELECTRONICS** 

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Parameter Symbol		Unit
	Vin	-0.5 to (Vccf,Vccs)+ 0.3	V
Voltage on any pin relative to Vss	VCCf, VCCs	-0.2 to 3.6V	V
	VccQ	-0.2 to 3.6V	°C
Temperature Under Bias	TBIAS	-25 to + 125	-U
Storage Temperature	Tstg	-65 to + 150	°C

NOTE :

 Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is Vcca+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.</li>
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **RECOMMENDED OPERATING CONDITIONS**

(Voltage reference to GND, TA=-25 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	VCCf, VCCs	2.7	3.0	3.3	V
Supply Voltage	Vccq	2.7	3.0	3.3	V
Supply Voltage	Vss	0	0	0	V

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	ILI	Vccf,Vccs=VccfMax.,VccsMax. Vccqf=VccqfMax.,VIN=Vccqf or GND	-	±10	μΑ
Output Leakage Current	Ilo	Vccf,Vccs=VccfMax.,VccsMax. Vccqf=VccqfMax.,VIN=Vccqf or GND	-	±10	μΑ
Input Low Voltage Level, All inputs	VIL		-0.4	0.4	
Input High Voltage Level	Vін		VccQf-0.4	VccQf+0.4	
Output Low Voltage Level	Vol	Vccf/=Vccf Min, Vccs=Vccs Min IoL = 0.1mA	-	0.4	V
Output High Voltage Level	Vон	Vccf=Vccf Min, Vccs=Vccs Min. Іон = -0.1mA	VccQ-0.3	-	



Parameter		Symbol	Test Conditions	Тур	Max	Unit
	Active Sequential Read Currnt Icc1f		tRC=50ns, CEf=VIL, IOUT=0mA Vccf=VccfMax, Vccqf=VccqfMax	10	20	mA
Flash	Active Program Current	Icc2f	Vccf=VccfMax,VccQf=VccQfMax	10	20	mA
	Active Erase Current	Icc3f	Vccf=VccfMax,VccQf=VccQfMax	10	20	mA
	Stand_by Current	IsB2f	CEf=VccQf, WP=0V/VccQf	10	50	μA
	On antina Quant	Icc1s	Cycle time=1µs, 100% duty, CS1s≤0.2V, CS2s≥Vccs-0.2V, All outputs open VIN≤0.2V or VIN≥Vccs-0.2V		5	mA
SRAM	Operating Current	Icc2s	Cycle time=Min, 100% duty, CS1s=ViL, CS2s=Viн All outputs open, ViN=ViL or Viн		30	mA
	Stand_by Current(CMOS)	Isb2s	CS1s≥Vccs-0.2V, CS2s≥Vccs-0.2V (CS1s     controlled) or CS2s≤0.2V (CS2s controlled),     BYTEs=Vss or Vccs     Other input =0~Vccs		15	μΑ

## DC AND OPERATING CHARACTERISTICS(Continued)

### CAPACITANCE (TA = 25 °C, Vcc = 3.0V, f = 1.0MHz)

ltem	Symbol	Test Condition	Min	Мах	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	20	pF
Input Capacitance	CIN	VIN=0V	-	18	pF

Note : Capacitance is periodically sampled and not 100% tested.

## VALID BLOCK OF FLASH MEMORY

Parameter	Symbol	Min	Тур.	Мах	Unit
Valid Block Number	N∨в	1014	1020	1024	Blocks

NOTE :

1. The Flash memory may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not try to access these invalid blocks for program and erase. Refer to the attached technical notes for a appropriate management of invalid blocks.


2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block.




## AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to VccQf
Input Rise and Fall Times	5ns
Input and Output Timing Levels	VccQf/2
Output Load	1TTL gate and CL = 50pF

Note : AC test inputs are driven at VccQ for a logic "1" and 0.0V for a logic "0". Input timing begins, and output timing ends, at VccQ / 2. Input rise and fall times (10% - 90%)<5ns. Worst case speed condition are when VccQf = VccQf Min.



### Input Pulse and Test Point





## Flash Program/Erase Characteristics

5						
Parameter		Symbol	Min	Тур	Max	Unit
Program Time		tPROG	-	300	600	μs
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array	-	-	3	cycles	
Block Erase Time		tBERS	-	2	4	ms

# Flash AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Мах	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	<b>t</b> CLH	10	-	ns
CE Setup Time	tcs	0	-	ns
CE Hold Time	tсн	10	-	ns
WE Pulse Width	tWP	25	-	ns
ALE Setup Time	tals	0	-	ns
ALE Hold Time	talh	10	-	ns
Data Setup Time	tDS	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	twc	50	-	ns
WE High Hold Time	twн	15	-	ns

## Flash AC Characteristics for Operation


Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to RE Delay( ID read )	tAR1	20	-	ns
ALE to RE Delay(Read cycle)	tAR2	50	-	ns
CE Access Time	tCEA	-	45	ns
Ready to RE Low	tRR	20	-	ns
RE Pulse Width	tRP	30	-	ns
WE High to Busy	twв	-	100	ns
Read Cycle Time	tRC	50	-	ns
RE Access Time	trea	-	35	ns
RE High to Output Hi-Z	tRHZ	15	30	ns
CE High to Output Hi-Z	tCHZ	-	20	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tir	0	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

NOTE :


1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us



## \* Command Latch Cycle




## \* Address Latch Cycle




**ELECTRONICS** 

# \* Input Data Latch Cycle




\* Sequential Out Cycle after Read(CLE=L, WE=H, ALE=L)




**NOTES :** Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.




## \* Status Read Cycle



# READ1 OPERATION(READ ONE PAGE)




SAMSUNG ELECTRONICS




READ2 OPERATION(READ ONE PAGE)

## PAGE PROGRAM OPERATION




SAMSUNG ELECTRONICS Revision 0.0 June. 2001

## BLOCK ERASE OPERATION(ERASE ONE BLOCK)



## MANUFACTURE & DEVICE ID READ OPERATION



SAMSUNG ELECTRONICS

## **SRAM AC CHARACTERISTICS**

	Parameter List	Symbol	85	ōns	Units
	Parameter List	Symbol	Min	Max	Units
	Read cycle time	tRC	85	-	ns
	Address access time	taa	-	85	ns
	Chip select to output	tCO1, tCO2	-	85	ns
	Output enable to valid output	tOE	-	45	ns
	UB, LB Access Time	tBA	-	85	ns
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	ns
Neud	UB, LB enable to low-Z output	tBLZ	10	-	ns
	Output enable to low-Z output	toLZ	5	-	ns
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	ns
	UB, LB disable to high-Z output	tвнz	0	25	ns
	Output disable to high-Z output	tонz	0	25	ns
	Output hold from address change	tон	15	-	ns
	Write cycle time	twc	85	-	ns
	Chip select to end of write	tcw	70	-	ns
	Address set-up time	tas	0	-	ns
	Address valid to end of write	taw	70	-	ns
	UB, LB Valid to End of Write	tBW	70	-	ns
Write	Write pulse width	tWP	60	-	ns
	Write recovery time	twr	0	-	ns
	Write to output high-Z	twnz	0	25	ns
	Data to write time overlap	tDW	35	-	ns
	Data hold from write time	tDH	0	-	ns
	End write to output low-Z	tow	5	-	ns


# SRAM DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Тур	Мах	Unit
Vccs for data retention	Vdr	CS1s≥Vccs-0.2V 1)		1.5	-	3.3	V
Data retention current	<b>D</b> R	Vccs=3.0V, CS1s≥Vccs-0.2V 1)	25 °C	_	2.0 2)	5	μA
Data retention current	IDIX	85			-	25	μ
Data retention set-up time	tSDR	See data retention waveform		0	-	-	ns
Recovery time	trdr			tRC	-	-	115

1. CS1s≥Vccs-0.2V, CS2s≥Vccs-0.2V(CS1s controlled) or CS2s≤0.2V(CS2s controlled), BYTE=Vss or Vcc. 2. Typical values are not 100% tested




## SRAM TIMMING DIAGRAMS



TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1s=OE=VIL, CS2s=WE=VIH, UB or/and LB=VIL)

### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH, if CIOs is low, ignore UB/LB timing)




#### NOTES (READ CYCLE)

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




## SRAM TIMMING DIAGRAMS




TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled, if CIOs is low, ignore UB/LB timing)

TIMING WAVEFORM OF WRITE CYCLE(2) (CS1s Controlled, if CIOs is low, ignore UB/LB timing)







TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled, CIOs must be high.)


NOTES (WRITE CYCLE)

1. <u>A write occurs during the overlap(twp) of low CS1s and low WE. A write begins when CS1s goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest tran-</u> sition when  $\overline{CS}1s$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write. 2. tcw is measured from the  $\overline{CS}1s$  going low to end of write.

3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end or write to the address change. twr applied in case a write ends as CS1s or WE going high.

## SRAM DATA RETENTION WAVE FORM



SAMSUNG **ELECTRONICS** 

## PACKAGE DIMENSION

