Silicon P-Channel MOS FET

HITACHI

November 1996


Application

High speed power switching

Features

- Low on-resistance
- High speed switching
- Low drive current
- 4 V gate drive device can be driven from 5 V source
- Suitable for switching regulator, DC-DC converter

Outline





Absolute Maximum Ratings $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit
Drain to source voltage	V _{DSS}	-20	V
Gate to source voltage	V _{GSS}	±20	V
Drain current	I _D	-5	A
Drain peak current	l _{D(pulse)} *1	-20	A
Body to drain diode reverse drain current	I _{DR}	- 5	A
Channel dissipation	Pch*2	20	W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	-55 to +150	°C

Notes 1. PW \leq 10 µs, duty cycle \leq 1%


2. Value at $T_c = 25$ °C

Electrical Characteristics $(Ta = 25^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	-20	_	_	V	$I_{D} = -10 \text{ mA}, V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	±20	_	_	V	$I_{_{\rm G}} = \pm 100 \ \mu \text{A}, \ V_{_{\rm DS}} = 0$
Gate to source leak current	I _{GSS}			±10	μΑ	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$
Zero gate voltage drain current	I _{DSS}	_	_	-100	μΑ	$V_{DS} = -16 \text{ V}, V_{GS} = 0$
Gate to source cutoff voltage	$V_{\text{GS(off)}}$	-1.0		-2.25	V	$I_{D} = -1 \text{ mA}, V_{DS} = -10 \text{ V}$
Static drain to source on state	R _{DS(on)}	_	0.09	0.13	Ω	$I_D = -3 \text{ A}, V_{GS} = -10 \text{ V}^{*1}$
resistance		_	0.14	0.19	Ω	$I_D = -3 \text{ A}, V_{GS} = -4 \text{ V}^{*1}$
Forward transfer admittance	y _{fs}	3.5	5.5	_	S	$I_D = -3 \text{ A}, V_{DS} = -10 \text{ V}^{*1}$
Input capacitance	Ciss	_	580		pF	$V_{DS} = -10 \text{ V}, V_{GS} = 0,$
Output capacitance	Coss	_	520	_	pF	f = 1 MHz
Reverse transfer capacitance	Crss	_	215		pF	_
Turn-on delay time	t _{d(on)}		10		ns	$I_{D} = -3 \text{ A}, V_{GS} = -10 \text{ V},$
Rise time	t,	_	60		ns	$R_L = 3.3 \Omega$
Turn-off delay time	$\mathbf{t}_{\text{d(off)}}$	_	75	_	ns	-
Fall time	t _f	_	75	_	ns	_
Body to drain diode forward voltage	V_{DF}	_	-1.1	_	V	$I_{F} = -5 \text{ A}, V_{GS} = 0$
Body to drain diode reverse recovery time	t _{rr}		65		μs	$I_F = -5 \text{ A}, V_{GS} = 0,$ $di_F/dt = 50 \text{ A}/\mu\text{s}$


Note 1. Pulse test









HITACHI


















When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

