### SN54166, SN54LS166A, SN74166, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

OCTOBER 1976 - REVISED MARCH 1988

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

	TYPICAL MAXIMUM	TYPICAL
TYPE	CLOCK FREQUENCY	POWER DISSIPATION
′166	35 MHz	360 mW

100 mW

35 MHz

#### description

'LS166A


The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


### FUNCTION TABLE

		INTE	RNAL	ОПТРИТ				
CLEAR	SHIFT/	CLOCK	CLOCK	CLOCK SERIAL P		OUT	PUTS	
CLEAN	LOAD	INHIBIT	NHIBIT CEOCK SERIAL AH		AH	QA	$\alpha_{B}$	αH
L	×	×	X	Х	×	L	L	L
н	×	L	L	×	×	QAO	$\sigma_{B0}$	QH0
н	L	Ł	1	×	a h	а	b	h
н	н	L	1	н	×	н	$\mathbf{q}_{An}$	$q_{Gn}$
н	н	L	t	L	×	L	$Q_{An}$	$\alpha_{Gn}$
н	×	н	1	x	х	$a_{A0}$	$a_{B0}$	σ <sub>H0</sub>

SN54166, SN54LS166A . . . J OR W PACKAGE SN74166 . . . N PACKAGE SN74LS166A . . . D OR N PACKAGE (TOP VIEW)




SN54LS166A . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

### logic symbol<sup>†</sup>




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.









### schematics of inputs and outputs






'LS166A



## SN54166, SN54LS166A, SN74166, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



### SN54166, SN74166 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

solute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Input voltage
Operating free-air temperature range: SN54166 (see Note 2)
SN74166
Storage temperature range
commended operating conditions

	,	SN54166			SN74166			
	MIN	NOM	MAX	MIN	NOM	MAX	TINU	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-800			-800	μΑ	
Low-level output current, IOL			16			16	mA	
Clock frequency, fclock	0		25	0		25	MHz	
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns	
Mode-control setup time, t <sub>su</sub>	30			30			ns	
Data setup time, t <sub>SU</sub> (see Figure 1)	20			20			ns	
Hold time at any input, th (see Figure 1)	0			0			ns	
Operating free-air temperature, TA (see Note 2)	-55		125	0		70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED			SN54166			SN74166		
	PARAMETER			MIN TYP‡		MIN	TYP‡	MAX	UNIT
$v_{iH}$	High-level input voltage		2			2			٧
VIL	Low-level input voltage		1		8.0			0.8	V
VIĶ	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2,4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
T <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	1		1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	1		40			40	μА
ηL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-20		-57	-18		-57	mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 3		90	127		90	127	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. An SN54166 in the W package operating at free-air temperatures above  $113^{\circ}$  C requires a heat-sink that provides a thermal resistance from case to free air,  $R_{\theta CA}$ , of not more than  $48^{\circ}$  C/W.
  - 3. With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to the clock.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

-	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		25	35		MHz
	Propagation delay time, high-to- tPHL low-level output from clear				25	
TPHL		$C_1 = 15  pF$ , $R_1 = 400  \Omega$ ,		23	35	ns
	Propagation delay time, high-to-	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 $\Omega$ , See Figure 1		20		
<sup>t</sup> PHL	low-level output from clock	See Figure 1		20	30	ns
	Propagation delay time, low-to-			17	20	-
<sup>t</sup> PLH	high-level output from clock			17	26	ns



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time.

### SN54LS166A, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

absolute maximum ratings over opera		
Supply voltage, VCC (see Note 1)	· · · · · · · · · · · · · · · · · · ·	 7 V
Input voltage		
Operating free-air temperature range:	SN54LS166A	 – 55°C to 125°C
	SN74LS166A	 0°C to 70°C
Storage temperature range		 –65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SI	SN54LS166A		SN	SN74LS166A		
		MIN	MIN TYP MAX		MIN TYP		MAX	TINU
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$v_{IH}$	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
Юн	High-level output current			- 0.4			- 0.4	mA
lor	Low-level output current			4			8	mA
f <sub>clock</sub>	Clock frequency	0	_	25	0		25	MHz
t <sub>w</sub>	Width of clear pulse (See Figure 1)	20			20			ns
t <sub>w</sub>	Width of clock pulse (See Figure 1)	25			25			<b>-</b>
t <sub>su</sub>	Mode-control setup time	30			30			ns
tsu	Data setup time (See Figure 1)	20			20			ns
th	Hold time at any input (See Figure 1 and Note 4)	0		•	0			ns
TA	Operating free air temperature	<b>– 55</b>		125	0		70	°c

NOTE 4: The hold time limit of 0 ns applies only if the rise time is less than or equal to 10 ns.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		81	SN54LS166A				SN74LS166A		
	TEST COMBITTON	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = − 18 mA				- 1.5			<b>– 1.5</b>	V	
Voн	$V_{CC} = MIN, V_{IH} = 2 V, V_{IOH} = -0.4 \text{ mA}$	L=MAX,	2.5	3.4		2.7	3.4		V	
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>O</sub>	L = 4 mA		0.25	0.4		0.25	0.4	<b>—</b> ,	
VOL	V <sub>IL</sub> = MAX	L≈8mA					0.35	0.5	†	
. Ij	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V				0.1			0.1	mA	
ЧН .	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μΑ	
IΙL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				- 0.4			- 0.4	mA	
los§	V <sub>CC</sub> = MAX		- 20		<b>– 100</b>	20		- 100	mA	
Icc	V <sub>CC</sub> = MAX, See Note 5			20	32		20	32	mA	

 ${\it t} For \ conditions \ shown \ as \ MIN \ or \ MAX, \ use \ the \ appropriate \ value \ specified \ under \ recommended \ operating \ conditions.$ 

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time, and duration for short-circuit should not exceed one second.

NOTE 5: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded, ICC is measured after a momentary ground, than 4.5 V, is applied to clock.


## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
ta	Propagation delay time, high-to-					
tPHL	low-level output from clear	0 45 5 0 010	'	19	30	ns
*=	Propagation delay time, high-to-	$C_L = 15  \text{pF},  R_L = 2  \text{k}\Omega,$		- 4.4		
tPHL	low-level output from clock	See Figure 1	,	14	25	ns
to	Propagation delay time, low-to-	<del></del>				_
tPLH	high-level output from clock		5	11	20	ns



15 4 3


### PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST

# TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
Ŧ	0 V	Q <sub>H</sub> at t <sub>n+1</sub>
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n+8</sub>



NOTE: A. All pulse generators have the following characteristics:  $Z_{OUt} \approx 50Q$ ; for '166,  $t_r \le 7$  ns. and  $t_f \le 7$  ns; for 'LS166A,  $t_r \le 15$  ns and  $t_f \le 6$  ns.

- B. The clock pulse has the following characteristics: t<sub>W(clock)</sub> ≤ 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: t<sub>W(clear)</sub> ≤ 20 ns and t<sub>hold</sub> = 0 ns. When testing f<sub>max</sub>, vary the clock PRR.
- C. C<sub>L</sub> includes probe and jig capacitance.
- D. All diodes are 1N3064, 1N916, or equivalent.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times  $(t_{PLH})$  and  $t_{PHL}$  are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- G.  $t_n$  = bit time before clocking transition
  - $t_{n+1}$  = bit time after one clocking transition
  - $t_{n+8}$  = bit time after eight clocking transitions
- H. For '166  $V_{ref} = 1.5 V$ ; for 'LS166A  $V_{ref} = 1.3 V$ .

FIGURE 1



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9558301QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
8001701EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
8001701EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
8001701FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
8001701FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SN54166J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54166J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN74166N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74166N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74166N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74166N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS166AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS166AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS166AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS166AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI





.com 26-Sep-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated