

January 2000 Revised December 2005

NC7SB3257

2:1 Multiplexer/Demultiplexer Bus Switch

General Description

The NC7SB3257 is a high performance, 2:1 NMOS passgate multiplexer/demultiplexer. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The device is specified to operate over the 4.0 to 5.5V $V_{\rm CC}$ operating range. The control input tolerates voltages up to 5.5V independent of the $V_{\rm CC}$ operating range.

Features

- Space saving SC70 6-lead surface mount package
- Ultra small MicroPak™ leadless package
- Typical 3Ω switch resistance @ 5.0V V_{CC}
- Minimal propagation delay through the switch
- Power down high impedance control input
- Zero bounce in flow through mode
- TTL compatible control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry


Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SB3257P6X	MAA06A	B7B	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SB3257L6X	MAC06A	B7	Pb-Free 6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

 $\mathsf{MicroPak^{\scriptscriptstyle\mathsf{TM}}}$ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbol



Pin Descriptions

Pin Names	Description
A, B ₀ , B ₁	Data Ports
S	Control Input


Function Table

Input (S)	Function
L	B ₀ Connected to A
Н	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


Connection Diagrams

Pin Assignments for SC70



(Top View)


Pin One Orientation Diagram



 $\mathsf{AAA} = \textbf{Product Code Top Mark - see ordering code}$

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Through View)

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \text{Supply Voltage (V_{CC})} & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Switch Voltage (V_{S})} & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Output Voltage (V_{IN}) (Note 3)} & -0.5 \text{V to } +7.0 \text{V} \\ \end{array}$

DC Input Diode Current (I_{IK})

Lead Temperature (T_L)

(Soldering, 10 seconds) $+260^{\circ}$ C Power Dissipation (P_D) @ +85°C 180 mW

Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V_{CC}) 4.0V to 5.5V Control Input Voltage (V_{IN}) 0V to V_{CC} Switch Input Voltage (V_{IN}) 0V to V_{CC} Output Voltage (V_{OUT}) 0V to V_{CC} Operating Temperature (V_{CC}) -40°C to +85°C

Input Rise and Fall Time (t_r, t_f)

Control Input V_{CC} = 4.0V to 5.5V 0 ns/V to 5 ns/V Thermal Resistance (θ_{JA}) 350°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Control input must be held HIGH or LOW, it must not float.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	$T_A = -40$ °C to $+85$ °C		Units	Conditions	
Cymbol	r drameter	(V)	Min	Тур	Max	011110	Conditions
V_{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V_{IH}	HIGH Level Input Voltage	4.5 – 5.5	2.0			V	
V_{IL}	LOW Level Input Voltage	4.5 – 5.5			0.8		
I _{IN}	Input Leakage Current	5.5			±1.0	μА	$0 \le V_{IN} \le 5.5V$
I _{OFF}	OFF State Leakage Current	5.5			±1.0	μА	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance (Note 4)	4.5		3.0	7.0	Ω	V _{IN} = 0V, I _{IN} = 64 mA
		4.5		3.0	7.0	Ω	V _{IN} = 0V, I _{IN} = 30 mA
		4.5		6.0	15.0	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
		4.0		10.0	20.0	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
I _{CC}	Quiescent Supply Current	5.5			10.0	μА	V _{IN} = V _{CC} or GND
							I _{OUT} = 0
ΔI_{CC}	Increase in I _{CC} Per Input (Note 5)	5.5		0.9	2.5	mA	$V_{IN} = 3.4V, I_{O} = 0$
							Control Input Only

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).

Note 5: Per TTL driven Input ($V_{IN} = 3.4V$, Control input only). A and B pins do not contribute to I_{CC} .

AC Electrical Characteristics

			T _A	= −40°C to +	85°C			
Symbol	Parameter	v _{cc}	$ extsf{C}_{ extsf{L}} = extsf{50} extsf{ pF, RU} = extsf{RD} = extsf{500} \Omega$			Units	Conditions	Figure
		(V)	Min	Тур	Max			Number
t _{PHL}	Propagation Delay Bus to Bus	4.0 – 55			0.25	ns	V _I = OPEN	Figures
t _{PLH}	(Note 6)							1, 2
t _{PZL}	Output Enable Time	4.5 – 5.5	1.8		6.5	ns	V _I = 7V for t _{PZL}	Figures
t _{PZH}		4.0	1.8		7.3	113	$V_I = 0V$ for t_{PZH}	1, 2
t _{PLZ}	Output Disable Time	4.5 – 5.5	0.8		4.7		V _I = 7V for t _{PLZ}	Figures
t _{PHZ}		4.0	0.8		5.3		$V_I = 0V$ for t_{PHZ}	1, 2
t	Break Before Make Time	4.5 – 5.5	0.5			ns		Figure 3
t _{B-M}	(Note 7)	4.0	0.5			115		i igule 3

Note 6: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


Note 7: Guaranteed by design.

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	2.3		pF	V _{CC} = 0V
C _{IO-B}	B Port OFF Capacitance	5.7		pF	V _{CC} = 5.0V
C _{IO-A}	A Port ON Capacitance	16.0		pF	V _{CC} = 5.0V

Note 8: Capacitance is characterized but not tested.

AC Loading and Waveforms




Note: Input Driven by 50Ω source terminated in 50Ω

Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz; $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit



Input = AC Waveform; PRR = Variable; Duty Cycle = 50%

FIGURE 2. AC Waveforms





FIGURE 3. Break Before Make Interval Timing


Tape and Reel Specification


TAPE FORMAT for SC70

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)









Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-0	0 111111	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)


TAPE FORMAT for MicroPak

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L6X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed






REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted




NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA06ARevC

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

Pb-Free 6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use

provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.