



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

图形点阵液晶显示模块使用手册

YB12864AO1

LCD MODULE USER MANUAL

地址：深圳市宝安区石岩镇水田社区水田路 18 号亿莱工业

邮编：518108

电 话：0755-29517345 29517346

传 真：0755-29517347

http: //www.yab-lcm.com

E-mail: yablcm@126.com



1. FUNCTIONS & FEATURES

Features

- Dot Matrix: 128×64 Dots
- LCD Mode: FSTN/POSITIVE/TRANSMISSIVE
- Controller IC: ST7565R
- Driving Method: 1/65 Duty; 1/9 Bias
- Viewing Angle: 6 O'clock direction
- 8080 MCU Interface OR 6800 MCU Interface OR 4-SPI
- Operating voltage: 3.3V
- Operating Temperature Range: -20 to $+70^{\circ}\text{C}$
- Storage Temperature Range : -30 to $+80^{\circ}\text{C}$

2. MECHANICAL SPECIFICATIONS


ITEM	SPECIFICATIONS	UNIT
Module Size(L $\times$ W $\times$ H)	55.2L $\times$ 39.8W $\times$ 5.5 (max) H	mm
View Area(W $\times$ H)	49.9 $\times$ 24.29	mm
Effective v/area	40.93 $\times$ 24.29	mm
Effective Area	128 $\times$ 64	dot
Dot Pitch(W $\times$ H)	0.29 $\times$ 0.35	mm
Dot Size(W $\times$ H)	0.32 $\times$ 0.38	mm



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

3. EXTERNAL DIMENSIONS


LCD+BLK:





深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

LCD:





深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

4. PIN DESCRIPTION

ITEM	SYMBOL	LEVEL	FUNCTION
1	IRS	H/L	This terminal selects the resistors for the V_0 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V_0 voltage level is regulated by an external resistive voltage divider attached to the VR terminal
2	NC	-	No connection
3	PSB	H/L	This pin configures the interface to be parallel mode or serial mode. P/S = "H": Parallel data input/output. P/S = "L": Serial data input.
4	C86	H/L	This is the MPU interface selection pin. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 Series MPU interface.
5	VR	-	Output voltage regulator terminal. Provides the voltage between VSS and V_0 through a resistive voltage divider. IRS = "L" : the V_0 voltage regulator internal resistors are not used. IRS = "H" : the V_0 voltage regulator internal resistors are used.
6	V_0	-	This is a multi-level power supply for the liquid crystal drive. $V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{ss}$
7	V_1		
8	V_2		
9	V_3		
10	V_4		
11~12	NC	-	No connection
13	C2-	-	DC/DC voltage converter.
14	C2+		
15	C1+		
16	C1-		
17	C3+		
18	NC	-	No connection
19	VOUT	-	DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD terminal.
20	VSS	0V	Power Ground
21	VDD	+3.3V	Power Supply For Logic
22~29	D7~D0	H/L	8-Bit data BUS
30	RD/E	H/L	6800:Read/Write control input pin.



深圳市亚斌电子有限公司

SHENZHEN YABIN ELECTRONICS CO.,LTD

			8080:Read enable input pin.
31	RW	H/L	6800: Read/Write control input pin.(R/W="H": read.R/W="L": write.) 8080: Write enable input pin.
32	A0	H/L	It determines whether the access is related to data or command. A0="H" : Indicates that signals on D[7:0] are display data. A0="L" : Indicates that signals on D[7:0] are command.
33	RST	H/L	Hardware reset input pin. When RSTB is "L", internal initialization is executed and the internal registers will be initialized.
34	CS1B	L	Chip select input pin. Interface access is enabled when CSB is "L". When CSB is non-active (CSB="H"), D[7:0] pins are high impedance.

5. MAXIMUM ABSOLUTE LIMIT (T=25°C)

Items	Symbol	Min	Max	Unit	Condition
Supply Voltage	Vdd	2.5	3.3	V	Vss=0V
Input Voltage	Vin	0	Vdd	V	Vss=0V
Operating Temperature	Top	-20	+70	°C	No Condensation
Storage Temperature	Tst	-40	+80	°C	No Condensation

Note: Voltage greater than above may damage the module
All voltages are specified relative to Vss=0V

6. ELECTRICAL CHARACTERISTICS

6.1 DC Characteristics (VSS=0V, Ta=-20~+70° C)

Items	Symbol	Min	Max	Unit	Condition
Supply Voltage	Vdd	2.4	3.3	V	Vss=0V
Input Voltage	Vin	0	Vdd	V	Vss=0V
Operating Temperature	Top	-20	+70	°C	No Condensation
Storage Temperature	Tst	-40	+80	°C	No Condensation



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

Note: Voltage greater than above may damage the module
All voltages are specified relative to $V_{SS}=0V$

7. TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Figure 37

Table 24

($V_{DD} = 3.3V$, $T_a = -30$ to $85^\circ C$)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	tAH8		0	—	Ns
Address setup time		tAW8		0	—	
System cycle time		tCYC8		240	—	
Enable L pulse width (WRITE)	WR	tCCLW		80	—	
Enable H pulse width (WRITE)		tCCHW		80	—	
Enable L pulse width (READ)	RD	tCCLR		140	—	
Enable H pulse width (READ)		tCCHR		80	—	
WRITE Data setup time	D0 to D7	tDS8		40	—	
WRITE Address hold time		tDH8		0	—	
READ access time		tACC8	CL = 100 pF	—	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

(V_{DD} = 2.7V, T_a = -30 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t _{AH8}		0	—	ns
Address setup time		t _{AW8}		0	—	
System cycle time		t _{CYC8}		400	—	
Enable L pulse width (WRITE)	WR	t _{CCLW}		220	—	
Enable H pulse width (WRITE)		t _{CCHW}		180	—	
Enable L pulse width (READ)	RD	t _{CCLR}		220	—	
Enable H pulse width (READ)		t _{CCHR}		180	—	
WRITE Data setup time	D0 to D7	t _{DS8}		40	—	
WRITE Address hold time		t _{DH8}		0	—	
READ access time		t _{ACC8}	CL = 100 pF	—	140	
READ Output disable time		t _{OH8}	CL = 100 pF	10	100	

*1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, (t_r + t_f) ≤ (t_{CYC8} - t_{CCLW} - t_{CCHW}) for (t_r + t_f) ≤ (t_{CYC8} - t_{CCLR} - t_{CCHR}) are specified.

*2 All timing is specified using 20% and 80% of V_{DD} as the reference.

*3 t_{CCLW} and t_{CCLR} are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)




Figure 38

Table 26

(VDD = 3.3V, Ta = -30 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	tAH6		0	—	ns
Address setup time		tAW6		0	—	
System cycle time		tCYC6		240	—	
Enable L pulse width (WRITE)	WR	tEWLW		80	—	
Enable H pulse width (WRITE)		tEWHW		80	—	
Enable L pulse width (READ)	RD	tEWLR		80	—	
Enable H pulse width (READ)		tEWHR		140	—	
WRITE Data setup time	D0 to D7	tDS6		40	—	
WRITE Address hold time		tDH6		0	—	
READ access time		tACC6	CL = 100 pF	—	70	
READ Output disable time		tOH6	CL = 100 pF	5	50	



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

(VDD = 2.7V, Ta = -30 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	tAH6		0	—	ns
Address setup time		tAW6		0	—	
System cycle time		tCYC6		400	—	
Enable L pulse width (WRITE)	WR	tEWLW		220	—	
Enable H pulse width (WRITE)		tEWHW		180	—	
Enable L pulse width (READ)	RD	tEWLR		220	—	
Enable H pulse width (READ)		tEWHR		180	—	
WRITE Data setup time	D0 to D7	tDS6		40	—	
WRITE Address hold time		tDH6		0	—	
READ access time		tACC6	CL = 100 pF	—	140	
READ Output disable time		tOH6	CL = 100 pF	10	100	

*1 The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \leq (t_{CYC6} - t_{EWLW} - t_{EWHW})$ for $(t_r + t_f) \leq (t_{CYC6} - t_{EWLR} - t_{EWHR})$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tEWLW and tEWLR are specified as the overlap between CS1 being "L" (CS2 = "H") and E.



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

The 4-line SPI Interface




Figure 39

Table 28

($V_{DD} = 3.3V, T_a = -30$ to $85^{\circ}C$)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
4-line SPI Clock Period	SCL	T_{scyc}		50	—	ns
SCL "H" pulse width		T_{shw}		25	—	
SCL "L" pulse width		T_{slw}		25	—	
Address setup time	A0	T_{sas}		20	—	
Address hold time		T_{sah}		10	—	
Data setup time	SI	T_{sds}		20	—	
Data hold time		T_{sdh}		10	—	
CS-SCL time	CS	T_{css}		20	—	
CS-SCL time		T_{csh}		40	—	


Table 29

($V_{DD} = 2.7V, T_a = -30$ to $85^{\circ}C$)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
4-line SPI Clock Period	SCL	T_{scyc}		100	—	ns
SCL "H" pulse width		T_{shw}		50	—	
SCL "L" pulse width		T_{slw}		50	—	
Address setup time	A0	T_{sas}		30	—	
Address hold time		T_{sah}		20	—	
Data setup time	SI	T_{sds}		30	—	
Data hold time		T_{sdh}		20	—	
CS-SCL time	CS	T_{css}		30	—	
CS-SCL time		T_{csh}		60	—	



深圳市亚斌电子有限公司 SHENZHEN YABIN ELECTRONICS CO.,LTD



8. Hardware Reset Timing

Reset Timing




Figure 41

Table 30

(V_{DD} = 3.3V, T_a = -30 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t _r		—	—	1.0	us
Reset "L" pulse width	/RES	t _{rw}		1.0	—	—	us

Table 31

(V_{DD} = 2.7V, T_a = -30 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t _r		—	—	2.0	us
Reset "L" pulse width	/RES	t _{rw}		2.0	—	—	us

*1 All timing is specified with 20% and 80% of V_{DD} as the standard.



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

9. INSTRUCTION TABLE

Table 16: Table of ST7565R Commands

(Note) *: ignored data

Command	Command Code										Function	
	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1		D0
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Display start address					Sets the display RAM display start line address	
(3) Page address set	0	1	0	1	0	1	1	Page address			Sets the display RAM page address	
(4) Column address set upper bit Column address set lower bit	0	1	0	0	0	0	1	Most significant column address			Sets the most significant 4 bits of the display RAM column address.	
				0	0	0	0	Least significant column address			Sets the least significant 4 bits of the display RAM column address.	
(5) Status read	0	0	1	Status			0	0	0	0	Reads the status data	
(6) Display data write	1	1	0	Write data						Writes to the display RAM		
(7) Display data read	1	0	1	Read data						Reads from the display RAM		
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565R)
(12) Read-modify-write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	Operating mode		Select internal power supply operating mode	
(17) V ₀ voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio		Select internal resistor ratio(Rb/Ra) mode	
(18) Electronic volume mode set Electronic volume register set	0	1	0	1	0	0	0	0	0	0	1	Set the V ₀ output voltage electronic volume register
				0	0	Electronic volume value						
(19) Sleep mode set	0	1	0	1	0	1	0	1	1	0	0 1	0: Sleep mode, 1: Normal mode
				*	*	*	*	*	*	0	0	
(20) Booster ratio set	0	1	0	1	1	1	1	1	0	0	0	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
				0	0	0	0	0	0	step-up value		
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command



NOTE:

- Do not use any other commands not listed, or the system malfunction may result.
- For the details of the display commands, please refer to ST7565R datasheet.

10. Display Data RAM (DDRAM)

The Display Data RAM stores pixel data for the LCD. It is 65-row by 192-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages (Page 0~Page 7) of 8 lines and the 9th page (Page 8) with a single line (D0 only). Data is written to the 8 lines of each page directly through D0 to D7. The display data of D0 to D7 from the microprocessor correspond to the LCD common lines. The LCD controller and MPU interface operate independently, data can be written into RAM at the same time when data is being displayed without flicker on LCD.

D0	0	1	1	1		0
D1	1	0	0	0		0
D2	0	0	0	0		0
D3	0	1	1	1		0
D4	1	0	0	0		0
-						

Display Data RAM

COM0						
COM1						
COM2						
COM3						
COM4						
-						

Liquid Crystal Display

Page Address Circuit

This circuit is for providing a Page Address to Display Data RAM. It incorporates 4-bit Page Address register changed by only the “Set Page Address” instruction. The Page Address must be set before accessing DDRAM content. Page Address “8” is a special RAM area for the icons and display data D0 is only valid.

Column Address Circuit

Column Address Circuit has a 8-bit preset counter that provides Column Address to the Display Data RAM (DDRAM). The DDRAM column address is specified by the “Set Column Address” command. The specified column address is incremented (+1) with each display data read/write access. This allows the MPU display data to be accessed continuously. Control flag MY can invert the output order of the COM pads. And the MX flag makes it possible to invert the relationship between the Column Address and the SEG outputs. It is necessary to rewrite the display data into DDRAM after changing MX flag setting.



Please refer to ST7565R datasheet.

11. Application Circuits

12 .DESIGN AND HANDING PRECAUTION

12.1 The LCD panel is made by glass. Any mechanical shock (eg. Dropping form high place) will damage the LCD module. Do not add excessive force on the surface of the display, which may cause the Display color change abnormally.

12.2 The polarizer on the LCD is easily get scratched. If possible, do not remove the LCD protective film until the last step of installation.

12.3 Never attempt to disassemble or rework the LCD module.

12.4 Only Clean the LCD with Isopropyl Alcohol or Ethyl Alcohol. Other solvents (eg. water) may damage the LCD.

12.5 When mounting the LCD module, make sure that it is free form twisting, warping and distortion.

12.6 Ensure to provide enough space(with cushion) between case and LCD panel to prevent external force adding on it, or it may cause damage to the LCD or degrade the display result

12.7 Only hold the LCD module by its side. Never hold LCD module by add force on the heat seal or TAB.

12.8 Never add force to component of the LCD module. It may cause invisible damage or degrade of the reliability.

12.9 LCD module could be easily damaged by static electricity. Be careful to maintain an optimum anti-static work environment to protect the LCD module.

12.10 When peeling of the protective film form LCD, static charge may cause abnormal display pattern. It is normal and will resume to normal in a short while.

12.11 Take care and prevent get hurt by the LCD panel edge.

12.12 Never operate the LCD module exceed the absolute maximum ratings.

12.13 Keep the signal line as short as possible to prevent noisy signal applying to LCD module.

12.14 Never apply signal to the LCD module without power supply.

12.15 IC chip (eg. TAB or COG) is sensitive to the light. Strong lighting environment could possibly cause malfunction. Light sealing structure casing is recommend.

12.16 LCD module reliability may be reduced by temperature shock.

12.17 When storing the LCD module, avoid exposure to the direct sunlight, high humidity, high temperature or low temperature. They may damage or degrade the LCD module



深圳市亚斌电子有限公司
SHENZHEN YABIN ELECTRONICS CO.,LTD

深圳市亚斌电子