National Semiconductor

July 1998

### **DS481**

# Low Power RS-485/RS-422 Multipoint Transceiver with Sleep Mode

### **General Description**

The DS481 is a low-power transceiver for RS-485 and RS-422 communication. The device contains one driver and one receiver. The drivers slew rate allows for operation up to 2.0 Mbps (see Applications Information section).

The transceiver draws 200  $\mu$ A of supply current when unloaded or 0.2  $\mu$ A when in the automatic sleep mode. Sleep mode is activated by inactivity on the enables (DE and RE (Note 1)). Holding DE =L and RE (Note 1)=H for greater than 600 ns will enable the sleep mode. The DS481 operates from a single +5V supply.

The driver is short-circuit current limited and is protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs into TRI-STATE® (High Impedance state) under fault conditions. The driver guarantees a minimum of 1.5V differential output voltage with maximum loading across the common mode range  $(V_{\rm OD3})$ .


The receiver has a failsafe feature that guarantees a logic-high output if the input is open circuit.

The DS481 is available in surface mount and DIP packages and is characterized for Industrial and Commercial temperature range operation.

### **Features**

- Meets TIA/EIA RS-485 multipoint standard
- Sleep mode reduces I<sub>CC</sub> to 0.2 µA
- Guaranteed full load output voltage (V OD3)
- Low quiescent current: 200 µA typ
   -7V to +12V common-mode input voltage range
- TRI-STATE outputs on driver and receiver
- AC performance:
  - Driver transition time: 25 ns typ
  - Driver propagation delay: 40 ns typ
  - Driver skew: 1 ns typ
  - Receiver propagation delay: 200 ns typ
  - Receiver skew: 20 ns typ
- Half-duplex flow through pinout
- Operates from a single 5V supply
- Allows up to 128 transceivers on the bus (DS481N/M)
- Allows up to 64 tranceivers on the bus (DS481TN/M)
- Current-limiting and thermal shutdown for driver overload protection
- Industrial temperature range operation
- Pin and functional compatible with MAX481C and MAX481E

### **Connection and Logic Diagram**



\*Note: Non Terminated, Open Input only

Order Number	Temp. Range	Package/###
DS481N	0°C to +70°C	DIP/N08E
DS481M	0°C to +70°C	SOP/M08A
DS481TN	-40°C to +85°C	DIP/N08E
DS481TM	-40°C to +85°C	SOP/M08A

# Truth Table DRIVER SECTION

RE	DE	DI	В		
(Note 1)					
Х	Н	Н	L		
X	Н	L	н		
X	L	Х	Z (Note 2)		
RECEIVER	SECTION	N			
RE	DE	A-B		RO	
(Note 1)					
L	L	≥+0	).2V	Н	
L	L	≤-0	L		

- X = indeterminate
- Z = TRI-STA

Note 1: Non Terminated, Open Input only

Note 2: Device enters sleep mode if enable conditions are held > 600 ns, DE = L and RE (Note 1) = H.

OPEN (Note 1)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Z (Note 2)

### **Absolute Maximum Ratings** (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) +12V Enable Input Voltage (RE (Note 1), DE) -0.5V to ( $V_{CC}$  + 0.5V) Driver Input Voltage (DI) -0.5V to ( $V_{CC}$  + 0.5V) Driver Output Voltage (A, B) -14V to +14V

Receiver Input Voltage (A, B) -14V to +14VReceiver Output Voltage (RO) -0.5V to  $(V_{CC} + 0.5V)$ 

Maximum Package Power Dissipation @ +25°C

M Package 1.19W N Package 0.74W

Derate M Package 9.5 mW/°C above +25°C
Derate N Package 6.0 mW/°C above +25°C
Maximum Package Power Dissipation @ +70°C

M Package 0.76W N Package 0.47W Storage Temperature Range  $-65^{\circ}$ C to +150°C Lead Temperature Range (Soldering, 4 sec.) +260°C ESD (HBM)  $\geq 2 \text{ kV}$ 

## Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.75	+5.0	+5.25	V
Operating Free Air				
Temperature (T <sub>A</sub> )				
DS481	0	+25	+70	°C
DS481T	-40	+25	+85	°C
Bus Common Mode Voltage	-7		+12	V

### **Electrical Characteristics**

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified (Notes 4, 5)

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V <sub>OD1</sub>	Differential Driver Output Voltage	(No Load)		A, B	1.5		5	V
V <sub>OD2</sub>	Differential Driver Output Voltage	$R_1 = 50\Omega$ , (RS422), Figure 1		1	2	2.8		V
	with Load	$R_L = 27\Omega$ , (RS485), Figure 1		1	1.5	2.3	5	V
$\Delta V_{OD}$	Change in Magnitude of Output	$R_L = 27\Omega$ or $50\Omega$ (Note		1			0.2	IVI
	Differential Voltage							
V <sub>OD3</sub>	Differential Driver Output Voltage—	R1 = $54\Omega$ , R2 = $375\Omega$		1	1.5	2.0	5	V
	Full Load with Max V <sub>CM</sub>	$V_{TEST} = -7V \text{ to } +12V, F$	igure 2					
V <sub>oc</sub>	Driver Common-Mode Output Voltage	$R_L = 27\Omega$ or $50\Omega$ , Figure	e 1	1	0		3	V
$\Delta V_{OC}$	Change in Magnitude of Common-Mode	$R_L = 27\Omega$ or $50\Omega$ , Figure	e 1	1			0.2	V
	Output Voltage	(Note 6)						
V <sub>IH</sub>	Input High Voltage			DI, DE, RE	2.0			V
V <sub>IL</sub>	Input Low Voltage			(Note 1)			0.8	V
I <sub>IN1</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>CC</sub>		1			±2	μA
I <sub>IN2</sub>	Input Current (Note 7)	V <sub>IN</sub> = +12V	DS481	A, B	0	190	250	μA
	DE = 0V, $V_{CC}$ = 0V or 5.25V	V <sub>IN</sub> = -7V			0	-100	-200	μA
		V <sub>IN</sub> = +12V	DS481T	1	0	190	500	μA
		V <sub>IN</sub> = -7V			0	-100	-400	μA
V <sub>TH</sub>	Receiver Differential Threshold Voltage	-7V ≤ V <sub>CM</sub> ≤ +12V		]	-0.2		0.2	V
$\Delta V_{TH}$	Receiver Input Hysteresis	V <sub>CM</sub> = 0V				70		mV
V <sub>OH</sub>	Receiver Output High Voltage	$I_{O} = -4 \text{ mA}, V_{ID} = 0.2 \text{V}$		RO	3.5			V
$V_{OL}$	Receiver Output Low Voltage	$I_{O} = 4 \text{ mA}, V_{ID} = -0.2 \text{V}$					0.5	V
$I_{OZR}$	TRI-STATE Output Current at Receiver	$0.4V \le V_O \le 2.4V$					±1	μA
R <sub>IN</sub>	Receiver Input Resistance	-7V ≤ V <sub>IN</sub> ≤ +12V	DS481	A, B	48	68		kΩ
			DS481T	]	24			
I <sub>cc</sub>	No-Load Supply Current (Note 8)	DE = V <sub>CC</sub> , RE (Note 1) = 0V or V		V <sub>cc</sub>		200	500	μA
		DE = 0V, RE (Note 1) =	OV or V <sub>CC</sub>	1		200	500	μA
I <sub>ccx</sub>	Sleep Mode Supply Current	DE = GND		V <sub>CC</sub>		0.2	10	μA
		RE (Note 1)= V <sub>CC</sub> (Figu	re 14)					
I <sub>OSD1</sub>	Driver Short Circuit Current, V <sub>O</sub> = HIGH	-7V ≤ V <sub>O</sub> ≤ +12V		A, B			250	mA
I <sub>OSD2</sub>	Driver Short Circuit Current, V <sub>O</sub> = LOW	-7V ≤ V <sub>O</sub> ≤ +12V					-250	mA
I <sub>OSR</sub>	Receiver Short Circuit Current	V <sub>O</sub> = GND		RO	7		85	mA

www.national.com

### **Switching Characteristics**

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified (Notes 5, 9, 10)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLHD</sub>	Driver Differential Propagation Delay — Low to High	$R_L = 54\Omega, C_L = 100 \text{ pF}$	10	40	80	ns
t <sub>PHLD</sub>	Driver Differential Propagation Delay — High to Low	1	10	39	80	ns
t <sub>SKEW</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	1	0	1	10	ns
t <sub>r</sub>	Driver Rise Time	1	3	25	50	ns
t <sub>f</sub>	Driver Fall Time	1	3	25	50	ns
t <sub>ZH</sub>	Driver Enable to Output High	C <sub>L</sub> = 100 pF		50	200	ns
t <sub>ZL</sub>	Driver Enable to Output Low	C <sub>L</sub> = 100 pF		65	200	ns
t <sub>LZ</sub>	Driver Disable from Output Low	C <sub>L</sub> = 15 pF		80	200	ns
t <sub>HZ</sub>	Driver Disable from Output High	C <sub>L</sub> = 15 pF		80	200	ns
t <sub>PSH</sub>	Driver Enable from Sleep	C <sub>L</sub> = 100 pF	70	98	250	ns
	Mode to Output High	(Note 12) (Figures 5, 6)				
t <sub>PSL</sub>	Driver Enable from Sleep	C <sub>L</sub> = 100 pF	70	98	250	ns
	Mode to Output Low	(Note 12) (Figures 7, 8)				
t <sub>PLHD</sub>	Receiver Differential Propagation Delay — Low to High	C <sub>L</sub> = 15 pF (RO)	30	190	400	ns
t <sub>PHLD</sub>	Receiver Differential Propagation Delay — High to Low		30	210	400	ns
t <sub>SKEW</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	20	50	ns
$t_{ZH}$	Receiver Enable to Output High	C <sub>L</sub> = 15 pF		45	150	ns
$t_{ZL}$	Receiver Enable to Output Low			40	150	ns
$t_{LZ}$	Receiver Disable from Output Low			50	150	ns
t <sub>HZ</sub>	Receiver Disable from Output High			55	150	ns
t <sub>PSH</sub>	Receiver Enable from Sleep	C <sub>L</sub> = 15 pF	70	97	250	ns
	Mode to Output High	(Note 12) (Figures 11, 13)				
t <sub>PSL</sub>	Receiver Enable from Sleep	C <sub>L</sub> = 15 pF	70	95	250	ns
	Mode to Output Low	(Note 12) (Figures 11, 12)				
t <sub>SLEEP</sub>	Time to Sleep (Device)	DE = L and RE (Note 1) = H	50		600	ns
		(Figure 14)				
f <sub>max</sub>	Maximum Data Rate	(Note 11)	2.0			Mbps

Note 3: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 4: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD1/2/3</sub>and V<sub>ID</sub>.

**Note 5:** All typicals are given for:  $V_{CC}$  = +5.0V,  $T_A$  = +25°C.

 $\textbf{Note 6:} \ \Delta |V_{OD}| \ \text{and} \ \Delta |V_{OC}| \ \text{are changes in magnitude of } V_{OD} \ \text{and} \ V_{OC} \ \text{respectively, that occur when the input changes state.}$ 

Note 7:  $I_{\text{IN2}}$  includes the receiver input current and driver TRI-STATE leakage current.


Note 8: Supply current specification is valid for loaded transmitters when DE = 0V or enabled (DE = H) with no load.

 $\label{eq:note 9: f = 1 MHz, t_r and t_f leq 6 ns, Z_O = 50} \textbf{Note 9:} \quad f = 1 \text{ MHz, t_r and t_f} \leq 6 \text{ ns, Z}_O = 50 \Omega.$ 

Note 10:  $C_L$  includes jig and probe capacitance.


Note 11:  $f_{max}$  is the guaranteed data rate for 50 ft of twisted pair cable.  $f_{max}$  may be conservatively determined from the ratio of driver transition time (t<sub>r</sub>) to the data rate unit interval (1/f<sub>max</sub>). Using a 10% ratio yields  $f_{max} = (0.1)/50$  ns = 2.0 Mb/s. Higher data rates may be supported by allowing larger ratios.

Note 12: For enable from sleep mode delays DE = L and RE (Note 1) = H for greater than 600 ns prior to test (device is in sleep mode).



### Parameter Measurement Information (Continued) **-** 0V t<sub>PHLD</sub> RO V<sub>0L</sub> DS012919-11 FIGURE 10. $2\,k\Omega$ GENERATOR GND $\pm$ DS012919-12 FIGURE 11. - 3V • 0 V t<sub>PZL</sub> S1 -1.5V S2 V<sub>CC</sub> ← t<sub>PLZ</sub> → (t<sub>PSL</sub>) OUT 0.57 DS012919-13 FIGURE 12. - 3V RE\* S1 +1.5V S2 GND → t<sub>PZH</sub> (t<sub>PSH</sub>) 0.5٧ OUT GND DS012919-14 FIGURE 13.

### **Parameter Measurement Information (Continued)**



\*Note: Non Terminated, Open Input only

FIGURE 14. Entering Sleep Mode Conditions (modes and exit parameters shown)

**TABLE 1. Device Pin Descriptions** 

		The state of the s
Pin No.	Name	Description
1	RO	Receiver Output: When RE (Receiver Enable) is LOW, the receiver is enabled (ON), if DO/RI ≥ DO (Note 1)/RI (Note 1) by 200 mV, RO will be HIGH. If DO/RI ≤ DO (Note 1)/RI (Note 1) by 200 mV, RO will be LOW. Additionally RO will be HIGH for OPEN (Non-terminated) Inputs.
2	RE (Note 1)	Receiver Output Enable: When RE (Note 1) is LOW the receiver output is enabled. When RE (Note 1) is HIGH, the receiver output is in TRI-STATE (OFF). When RE (Note 1) is HIGH and DE is LOW, the device will enter a low-current sleep mode after 600 ns.
3	DE	Driver Output Enable: When DE is HIGH, the driver outputs are enabled. When DE is LOW, the driver outputs are in TRI-STATE (OFF). When RE (Note 1) is HIGH and DE is LOW, the device will enter a low-current sleep mode after 600 ns.
4	DI	Driver Input: When DE (Driver Enable) is HIGH, the driver is enabled, if DI is LOW, then DO/RI will be LOW and DO (Note 1)/RI (Note 1) will be HIGH. If DI is HIGH, then DO/RI is HIGH and DO (Note 1)/RI (Note 1) is LOW.
5	GND	Ground Connection.
6	DO/RI	Driver Output/Receiver Input, 485 Bus Pin.
7	DO (Note 1) /RI (Note 1)	Driver Output/Receiver Input, 485 Bus Pin.
8	V <sub>cc</sub>	Positive Power Supply Connection: Recommended operating range for V <sub>CC</sub> is +4.75V to +5.25V.

### **Unit Load**

A unit load for an RS-485 receiver is defined by the input current versus the input voltage curve. The gray shaded region is the defined operating range from –7V to +12V. The top border extending from –3V at 0 mA to +12V at +1 mA is defined as one unit load. Likewise, the bottom border extending from +5V at 0 mA to –7V at –0.8 mA is also defined as one unit load (see *Figure 15*). An RS-485 driver is capable of driving up to 32 unit loads. This allows up to 32 nodes on a single bus. Although sufficient for many applications, it is sometimes desirable to have even more nodes.

The DS481 has  $\frac{1}{2}$  unit load and  $\frac{1}{4}$  unit load (UL) options available. These devices will allow up to 64 nodes or 128 nodes guaranteed over temperature depending upon which

option is selected. The ½ UL option is available in industrial temperature and the ¼ UL is available in commercial temperature.

First, for a  $\frac{1}{2}$  UL device the top and bottom borders shown in Figure 15 are scaled. Both 0 mA reference points at +5V and -3V stay the same. The other reference points are +12V at +0.5 mA for the top border and -7V at -0.4 mA for the bottom border (see Figure 15 ). Second, for a  $\frac{1}{4}$  UL device the top and bottom borders shown in Figure 15 are scaled also. Again, both 0 mA reference points at +5V and -3V stay the same. The other reference points are +12V at +0.25 mA for the top border and -7V at -0.2 mA for the bottom border (see Figure 15).

The advantage of the  $\frac{1}{2}$  UL and  $\frac{1}{4}$  UL devices is the increased number of nodes on one bus. In a single master

www.national.com

### Unit Load (Continued)

multi-slave type of application where the number of slaves exceeds 32, the DS481 may save in the cost of extra devices like repeaters, extra media like cable, and/or extra components like resistors.




FIGURE 15. Input Current vs Input Voltage Operating Range


### Sleep Mode


The DS481 features an automatic sleep mode that allows the device to save power when not transmitting data. Since the sleep mode is automatic, no external components are required. It may be used as little or as much as the application requires. The more the feature is utilized, the more power it saves.

The sleep mode is automatically entered when both the driver and receiver are disabled. This occurs when both the DE pin is asserted to a logic low and the RE (Note 1) pin is asserted to a logic high. Once both pins are asserted the device will enter sleep mode after 50 ns. The DS481 is guaranteed to go into sleep mode within 600 ns after both pins are asserted. The device wakes up (comes out of sleep mode) when either the DE pin is asserted to a logic high and/or the RE (Note 1) pin is asserted to a logic low. After the device enters sleep mode it will take longer for the device to wake up than it does for the device to enable from TRI-STATE. Refer to datasheet specifications  $t_{\rm PSL}$  and  $t_{\rm PSH}$  and compare with  $t_{\rm PZL}$  and  $t_{\rm PZH}$  for timing differences.


The benefit of the DS481 is definitely its power savings. When active the device has a maximum  $I_{\rm CC}$  of 500  $\mu A.$  When in sleep mode the device has a maximum  $I_{\rm CC}$  of only 10  $\mu A,$  which is 50 times less power than when active. The  $I_{\rm CC}$  when the device is active is already very low but when in sleep mode the  $I_{\rm CC}$  is ultra low.


### **Applications Information** (Continued)







### Physical Dimensions inches (millimeters) unless otherwise noted







#### Order Number DS481M or DS481TM NS Package Number M08A



Order Number DS481N or DS481TN NS Package Number N08E

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group

Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor

Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507