

MELSEC A/Q Series

Programmable Logic Controller Manual

Analog Input Module A68ADN

MITSUBISHI ELECTRIC EUROPE B.V. FACTORY AUTOMATION

REVISIONS

*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	[^] The manual number is given on the bottom left of the back cover. Revision
Jul., 1991	IB (NA) 66307-A	First edition
Jul., 1992	IB (NA) 66307-B	Correction
		Sections 3.2 (Table 3.2), 4.2, 5.3 , APPENDIX 2
Jun., 1994	IB (NA) 66307-C	Correction
		Sections 4.2, 5.1, APPENDIX 2
		Addition
		Section 2.2


SAFETY PRECAUTIONS •

(Read these precautions before using.)

When using Mitsubishi equipment, thoroughly read this manual and the associated manuals introduced in this manual. Also pay careful attention to safety and handle the module properly.

These precautions apply only to Mitsubishi equipment. Refer to the CPU module user's manual for a description of the PC system safety precautions.

These ● SAFETY PRECAUTIONS ● classify the safety precautions into two categories: "DANGER" and "CAUTION".



Depending on circumstances, procedures indicated by A CAUTION may also be linked to serious results.

In any case, it is important to follow the directions for usage.

Store this manual in a safe place so that you can take it out and read it whenever necessary. Always forward it to the end user.

[System Design Precautions]

•	 Safety circuits should be installed external to the programmable controller to ensure that the system as a whole will continue to operate safely in the event of an external power supply malfunction or a programmable controller failure. Erroneous outputs and operation could result in an accident. 1) The following circuitry should be installed outside the programmable controller: Interlock circuitry for the emergency stop circuit protective circuit, and for reciprocal operations such as forward/reverse, etc., and interlock circuitry for upper/lower positioning limits, etc., to prevent machine damage. 2) When the programmable controller detects an abnormal condition, processing is stopped and all outputs are switched OFF. This happens in the following cases When the power supply module's over-current or over-voltage protection device is activated When an error (watchdog timer error, etc.) is detected at the PC CPU by the self-diagnosis function. Some errors, such as input/output control errors, cannot be detected by the PC CPU, and there may be cases when all outputs are turned ON when such errors occur. In order to ensure that the machine operates safely in such cases, a failsafe circuit or mechanism should be provided outside the programmable controller. Refer to the CPU module user's manual for an example of such a failsafe circuit. 3) Outputs may become stuck at ON or OFF due to an output module relay or transistor failure. An external circuit should therefore be provided to monitor output signals whose incorrect operation
•	could cause serious accidents. A circuit should be installed which permits the external power supply to be switched ON only after the programmable controller power has been switched ON. Accidents caused by erroneous outputs and motion could result if the external power supply is switched ON first.
•	 When a data link communication error occurs, the status shown below will be established at the faulty station. In order to ensure that the system operates safely at such times, an interlock circuit should be provided in the sequence program (using the communication status information). Erroneous outputs and operation could result in an accident. 1) The data link data which existed prior to the error will be held. 2) All outputs will be switched OFF at MELSECNET (II, /B, /10) remote I/Ostations. 3) At the MELSECNET/MINI-S3 remote I/O stations, all outputs will be switched OFF or output statuses will be held, depending on the E.C. mode setting. For details on procedures for checking faulty stations, and for operation statuses when such errors occur, refer to the appropriate data link manual.

[System Design Precautions]

• Do not bundle control lines or communication wires together with main circuit or power lines, or lay them close to these lines.

As a guide, separate the lines by a distance of at least 100 mm, otherwise malfunctions may occur due to noise.

When file register R that are outside the range are read, e.g. by a MOV instruction, the file register data will become FFF_{H} and use of this data will cause malfunctions. Take care not to use file registers that are outside the range when designing programs

For details on instructions, refer to the Programming Manual.

[Cautions on Mounting]

- Use the PC in an environment that conforms to the general specifications in the manual. Using the PC in environments outside the ranges stated in the general specifications will cause electric shock, fire, malfunction, or damage to/deterioration of the product.
- Make sure that the module fixing projection on the base of the module is properly engaged in the module fixing hole in the base unit before mounting the module. Failure to mount the module properly will result in malfunction or failure, or in the module falling.
- Extension cables should be securely connected to base unit and module connectors. Check for loose connection after installation
 A poor connection could result in contact problems and erroneous inputs/outputs.
- Plug the memory card firmly into the memory card mounting connector. Check for loose connection after installation. A poor connection could result in erroneous operation.

[Cautions on Wiring]

- Switch off the external power supply before staring installation and wiring work Failure to do so could result in electrical shocks and equipment damage.
- After installation and wiring is completed, be sure to attach the terminal cover before switching the power ON and starting operation Failure to do so could result in electrical shocks.

• Be sure to ground the FG and LG terminals, carrying out at least class 3 grounding work with a ground exclusive to the PC.

Otherwise there will be a danger of electric shock and malfunctions.

- Carry out wiring to the PC correctly, checking the rated voltage and terminal arrangement of the product. Using a power supply that does not conform to the rated voltage, or carrying out wiring incorrectly, will cause fire or failure.
- Outputs from multiple power supply modules should not be connected in parallel. Failure to do so could cause the power supply module to overheat, resulting in a fire or module failure.
- Tighten the terminal screws to the stipulated torque. Loose screws will cause short circuits, fire, or malfunctions.
- Make sure that no foreign matter such as chips or wiring offcuts gets inside the module. It will cause fire, failure or malfunction.
- Connectors for external connections should be crimped, pressure welded, or soldered in the correct manner using the correct tools For details regarding crimping and pressure welding tools, refer to the input/output module user's manual.

A poor connection could cause shorts, fire, and erroneous operation.

[Cautions on Startup and Maintenance]

- Do not touch terminals while the power is ON. This will cause malfunctions.
- Make sure that the battery is connected properly. Do not attempt to charge or disassemble the battery, do not heat the battery or place it in a flame, and do not short or solder the battery. Incorrect handling of the battery can cause battery heat generation and ruptures which could result in fire or injury.
- Switch the power off before cleaning or re-tightening terminal screws. Carrying out this work while the power is ON will cause failure or malfunction of the module.

•	In order to ensure safe operation, read the manual carefully to acquaint yourself with procedures for program changes, forced outputs, RUNSTOP, and PAUSE operations, etc., while operation is in progress. Incorrect operation could result in machine failure and injury.
•	Do not disassemble or modify any module. This will cause failure, malfunction, injuries, or fire.
•	Switch the power OFF before mounting or removing the module. Mounting or removing it with the power ON can cause failure or malfunction of the module.
•	When replacing fuses, be sure to use the prescribed fuse. A fuse of the wrong capacity could cause a fire.

[Cautions on Disposal]

• Dispose of this product as industrial waste.

1.	INTR	ODUCTION1 – 1	~ 1 – 2
	1.1	Features	1 – 1
2.	SYS	TEM CONFIGURATIONS2 – 1	~ 2 – 3
	2.1	Overall Configurations	2 – 1
	2.2	Applicable Systems	2 – 3
3.	SPE	CIFICATIONS	~ 3 – 18
	3.1	General Specifications	3 – 1
	3.2	Performance Specifications	3 – 2
	3.3	I/O Conversion Characteristics	3 – 3
		3.3.1 Voltage input characteristics	3 – 4
		3.3.2 Current input characteristics	3 – 5
		3.3.3 Relationship between the offset/gain setting and the digital output values	3 – 6
	3.4	Functions	3 – 9
	3.5	Maximum Conversion Speed	3 – 10
		3.5.1 Conversion speed per channel	3 – 10
		3.5.2 Influence of [FROM]/[TO] instruction executions on maximum conversion speed	3 – 10
	3.6	I/O List for PC CPU	3 – 11
	3.7	Buffer Memory	3 – 13
		3.7.1 A-D conversion-enabled/disabled setting	3 – 14
		3.7.2 Setting for sampling processing/averaging processing	
		3.7.3 Digital output values	3 – 17
		3.7.4 Write data error code	3 – 17
		3.7.5 A-D conversion-completion flag	3 – 18
		3.7.6 Setting resolution	3 – 18
4.	PRE	OPERATION SETTINGS AND PROCEDURES4 – 1	~ 4 – 5
	4.1	Handling Instructions	4 – 1
	4.2	Nomenclature	4 – 2
	4.3	Offset/Gain Settings	4 – 3
	4.4	Wiring	4 – 5
		4.4.1 Wiring instructions	4 – 5
		4.4.2 Module connection example	4 – 5
	4.5	Inspection and Maintenance	4 – 5
5.	PRO	GRAMMING	~ 5 – 9
	5.1	Initial setting program and digital output value read program	5 – 1
	5.2	Sample programs when the A68ADN is loaded onto remote I/O station	5 – 3
	5.3	Sample program when an A68ADN is loaded to a remote I/O station (using AnACPU dedicated instructions)	5 – 7

CONTENTS

6.	TROL	JBLESH	OOTING	6 – 1 ~ 6 – 2
	6.1	Error Co	ode Table	6 – 1
	6.2	Troubles	shooting	
		6.2.1	RUN LED (A68ADN) is flashing	
		6.2.2	RUN LED (A68ADN) is OFF	
		6.2.3	Digital output value cannot be read	
APF	PENDI	CES		APP – 1 ~ APP – 2
	APPE	NDIX 1	Comparison of A68ADN and A68AD/A68AD-S2/A616AD Functions	APP – 1
	APPE	NDIX 2	External Dimensions	APP – 2

1. INTRODUCTION

This manual gives specifications, handling, programming procedures, etc. for the A68ADN analog to digital converter module (hereafter called the A68ADN) for use with MELSEC-A series PC CPU modules.

An A68ADN converts analog signals (voltage or current) into 16-bit, signed binary digital values, as shown in the following figure.




Figure 1.1 Analog to Digital Conversion

A chart showing differences between the A68ADN and the A68AD, A68AD-S2, and A616AD is given in Appendix 1.

1.1 Features

(1) 8-channel analog to digital (hereafter A-D) conversion is possible with a single module.

The A616ADN has 8-channel A-D conversion capability, with each channel selectable for voltage or current input.

(2) 1/12000 high resolution (all channels)

Resolution is selectable from 1/4000, 1/8000, and 1/12000. High resolution digital values can be obtained. Resolution setting applies to all channels.

(3) Averaging processing by designating time or frequency (for each channel)

In addition to sampling processing (in which the digital value obtained in A-D conversion is output each time the A-D conversion is executed) averaging processing can be done in a designated time or frequency. The A-D conversion mode is selectable for each channel.

(4) Conversion enable/disable setting (for each channel)

Whether A-D conversion is enabled or disabled can be set for each channel. By setting "disable" for the unused channels, conversion speed can be increased.

(5) Offset/gain adjustment without dials (for each channel)

Offset and gain can be set by simply inputting the required value (voltage or current) and turning the setting switch ON.

2.1 Overall Configurations

(1) Figure 2.1 shows the overall system configuration when the A68ADN is used with a building block-type PC CPU





Fig.2.1 Overall Configuration Using a Building Block–Type PC CPU



(2) Figure 2.2 shows the overall system configuration when the A68ADN is used with a compact-type PC CPU

Fig. 2.2 Overall Configuration Using a Compact-Type PC CPU

2.2 Applicable Systems

The A68ADN can be used for the systems indicated below. Please note that installation of the A68ADN in other systems is not possible.

(1) The following PC CPU modules and remote I/O module can be used with an A68ADN:

Applicable models		
A0J2CPU(P21/R21)	AOJ2CPU(P23/R23)	A2ASCPU-S1
A1NCPU(P21/R21)	A1CPU(P21/R21)	A52GCPU(T21B)
A2NCPU(P21/R21)	A2CPU(P21/R21)	A2ACPU(P21/R21)
A2NCPU(P21/R21)-S1	A2CPU(P21/R21)-S1	A2ACPU(P21/R21)-S1
A3NCPU(P21/R21)	A3CPU(P21/R21)	A3ACPU(P21/R21)
A3HCPU(P21/R21)	A1SCPU-S1	A2UCPU
A3MCPU(P21/R21)	A1SJCPU	A2UCPU-S1
A73CPU(P21/R21)	A2SCPU-S1	A3UCPU
Applicable remote I/O mode	ule	A4UCPU
AJ71P25/R25		

POINT

The A68ADN cannot be used with the A0J2P25/R25 (remote I/O station)

- (2) The A68ADN can be attached to any slot of the base unit. However, the following precautions must be taken:
 - (a) The power supply capacity will be exceeded if the A68ADN is attached to an extension base unit (A55B and A58B) which contains no power supply. When attaching the A68ADN to an extension base unit not loaded with a power supply module, the voltage drop of the power capacity of a power supply module of a main base unit and the extension cable must be considered. Keep these factors in mind when selecting a power supply module and an extension cable.

The User's Manual for each PC CPU module gives details.

(b) In an A3CPU(P21/R21) system, do not use the final slot of the seventh extension unit to attach the A68ADN. (This restriction does not apply to the A3NCPU, A3HCPU, A3MCPU, and A3ACPU.)

3.1 General Specifications

The following table shows the general specifications of the A68ADN.

Table 3.1 General Specifications

Item		Specifications							
Operating ambient temperature	0 to 55 °C	0 to 55 °C							
Storage ambient temperature	-20 to 75 °C	-20 to 75 °C							
Operating ambient humidity	10 to 90 %RH, non-con	10 to 90 %RH, non-condensing							
Storage ambient humidity	10 to 90 %RH, non-con	10 to 90 %RH, non-condensing							
		Frequency	Acceleration	Amplitude	Sweep Count				
Vibration resistance	Conforms t *JIS C 0911	10 to 50 Hz	_	0.075 mm (0.003 in)	10 times				
		55 to 150 Hz	1 g	—	*(1 octave/minute)				
Shock resistance	Conforms to *JIS C 091	2 (10 g $ imes$ 3 times in 3	3 directions)						
Noise Durability	By noise simulator of 1	500 Vpp noise voltage	e, 1 μs noise width an	d 25 to 60 Hz noise	frequency.				
Dielectric withstand voltage	1500 VAC for 1 minute a 500 VAC for 1 minute a		•						
Insulation resistance	5 M Ω or larger by 500 V	/DC insulation resista	ance tester across AC	external terminals a	nd ground				
Grounding	Class 3 grounding; grou	unding is not required	I when it is impossible						
Operating ambience	Free of corrosive gases	. Dust should be mir	nimal.						
Cooling metho	Self-cooling								

REMARK

One octave marked * indicates a change from the initial frequency to double or half frequency. For example, any of the changes from 10 Hz to 20 Hz, 20 Hz to 40 Hz, 40 Hz to 20 Hz, and 20 Hz to 10 Hz are referred to as one octave.

* Japanese Industrial Standard

3.2 Performance Specifications

The following table gives the performance specifications of the A68ADN.

Table 3.2 Performance Specifications	Table 3.2	Performance	Specifications
--------------------------------------	-----------	-------------	----------------

Item	Specifications						
Analog input	Voltage : -10 to 0 to 10 VDC (Input resistance: 1 M Ω) Can be set with th Current : -20 to 0 to 20 mA (Input resistance: 250 k Ω) input terminal						
Digital output Signed 16-bit binary 1/4000 setting : -4096 to 4095 1/8000 setting : -8192 to 8191 1/12000 setting : -12287 to 12287							
	Analog Input	Digital output	value (gain : 5 V/20 mA, o	ffset: 0 V/0 mA)			
	Analog Input	1/4000 setting	1/8000 setting	1/12000 setting			
	10 V	+4000	+8000	+12000			
I/ O characteristics	+5 V or +20 mA	+2000	+4000	+6000			
	0 V or 0 mA	0	0	0			
	+5 V or -20 mA	-2000	-4000	-6000			
	-10 V	-4000	-8000	-12000			
	(Factory settin	ng: gain5 V, offset0	√)				
		1/4000 setting	1/8000 setting	1/12000 setting			
Maximum resolution	Voltage Input	2.5 mV	1.25 mV	0.83 mV			
resolution	Current input	10 μA	5 μΑ	3.33 μΑ			
Overall accuracy	Within ±1 % (Accuracy with	respect to the maximum va	alue)				
Maximum conversion speed	20 ms/1 channel						
Absolute maximum input	Voltage: ±15 V Curr	rent: ±30 mA					
Number of analo input device points	8 channels/1 module						
Insulation	Between input terminals and Between channels	PC CPU : Photocoupler : Not insulated	insulation				
Number of occupied I/O points	32 device points (special)						
Connection terminal	38-device point terminal bloc	ck					
Applicable wire size	0.75 to 2 mm ² (18 to 14 AW)	G) (Applicable tightening to	orque 7 kg-cm (6.06 lb-in))				
Applicable solder- less terminal	V1.25–3, V1.25–YS3A, V2–	S3, V2–YS3A					
Internal current consumption (5 V)	0.4 A						
Weight kg (lb)	0.51 kg (1.13 lb)						
External dimen- sions mm (in)	250 (9.84) (H) × 37.5 (1.48)	(W × 131 (5.16) (D)					

POINT

Analog input allowed for maximum resolution and overall accuracy is from –10 to 0 to 10 V or from –20 to 0 to 20 mA

3.3 I/O Conversion Characteristics

Input/output (hereafter I/O) conversion characteristics are expressed by the angle of the line connecting the offset value and gain value used to convert the analog signals, input to the PC CPU, into digital values. This is shown in Figure 3.1 below.




Fig.3.1 I/O Conversion Characteristics

- *1 Analog input value (voltage or current) corresponding to the digital output value of "0"
- *2 Analog input value (voltage or current) corresponding to the following digital output values:

2000 with resolution setting of 1/4000 4000 with resolution setting of 1/8000 6000 with resolution setting of 1/12000

3.3.1 Voltage input characteristics

Figure 3.2 shows the voltage input characteristics for three different offset/gain combinations.




Figure 3.2 Voltage Input Characteristics

POINTS

- (1) If the input voltage is in the range of -10 to 0 to 10 V, the maximum resolution and overall accuracy are within the range of performance specifications. However, if the input voltage exceeds this range, resolution and accuracy will be impaired
- (2) Inputting an analog voltage that causes the digital output value to exceed the maximum value (4095/8191/12287) or to become smaller than the minimum value (-4096/-8192/-12288), locks the result of the A-D conversion (digital output value) at either the maximum value (4095/8191/12287) or the minimum value (-4096/-8192/-12288).
- (3) Do not apply \pm 15 V or more. This will damage the module.
- (4) When setting the gain or offset, the following must be satisfied: (Gain value) - (Offset value) ≥ 1 V (1/4000 setting)/1.5 V (1/8000 setting)/2 V (1/12000 setting)
 If the set values do not satisfy the relationship stated above, the obtained digital output values will not be correct.

3.3.2 Current input characteristics

Figure 3.3 shows the voltage input characteristics for three different offset/gain combinations




Figure 3.3 Current Input Characteristics

POINTS

- (1) When the input voltage is in the range from -20 to 0 to +20 mA, the maximum resolution and overall accuracy are within the range of performance specifications. However, if input current exceeds this range, resolution and accuracy will be impaired
- (2) Inputting an analog current that causes the digital output value to exceed the maximum value (4095/8191/12287) or to become smaller than the minimum value (-4096/-8192/-12288), locks the result of the A-D conversion (digital output value) at either the maximum value (4095/8191/12287) or the minimum value (-4096/8192/-12288).
- (3) Do not apply \pm 30 mA or more. This will damage the module.
- (4) When setting the gain or offset, the following must be satisfied:
 - (Gain value) (Offset value) \ge 4 mA (1/4000 setting)/6 mA (1/8000 setting)/8 mA (1/12000 setting)

If the set values do not satisfy the relationship stated above, the obtained digital output values will not be correct.

3.3.3 Relationship between the offset/gain setting and the digital output values

(1) Resolution

Resolution is obtained using the following expression:

• Voltage input

 $\begin{aligned} \text{Resolution} &= \frac{(\text{Gain value}) - (\text{Offset value})}{2000 \ (\text{for 1/4000 setting})/4000 \ (\text{for 1/8000 setting})/6000 \ (\text{for 1/12000})} \times 1000 \ (\text{mV}) \end{aligned}$ • Current input $\begin{aligned} \text{Resolution} &= \frac{(\text{Gain value}) - (\text{Offset value})}{2000 \ (\text{for 1/4000 setting})/4000 \ (\text{for 1/8000 setting})/6000 \ (\text{for 1/8000 setting})/6000} \times 1000 \ (\mu\text{A}) \end{aligned}$

(2) Relationship between the maximum resolution and the digital output value

If the setting of offset/gain values causes the following, the digital value does not change in increments of "1".



Figures 3.4 and 3.5 show the relationship between the offset/gain settings and the digital output values.

The offset and gain values in these figures are those in the voltage and current input characteristics figures in Sections 3.3.1 and 3.3.2.


2003 2002 2001 -Digital output - (1) (2) (3) -2000 -1999 1998 1997 -1996 \sim Offset Gain Reso-No. Analog InputValue (V) Value Value lution 2.5025 2.4950 2.4975 2.5000

		1/4000 to 2.4975		to 2.5000		to 2.5025		to 2.5050														
1	0 V	2.5 V	1/8000	1.24 to 1.24	0	t	488 o 500	t	500 o 513	t	513 o 525											
			1/12000	0.83 to 0.83	C	t	325 o 334	t	334 o 342	t	342 o 350											
	0 V	5 V		1/4000	4.9900 to 4.9925	4.9925 to 4.9950	4.9950 to 4.9975	4.9975 to 5.0000	5.0000 to 5.0025	5.0025 to 5.0050	5.0050 to 5.0075	5.0075 to 5.0100										
2			1/8000	2.4950 to 2.4936	2.4936 to 2.4975	2.4975 to 2.4988	2.4988 to 2.5000	2.5000 to 2.5013	2.5013 to 2.5025	2.5025 to 2.5038	2.5038 to 2.5050											
			1/12000	1.6634 to 1.6642	1.6642 to 1.6650	1.6650 to 1.6659	1.6659 to 1.6667	1.6667 to 1.6675	1.6675 to 1.6684	1.6684 to 1.6692	1.6692 to 1.6700											
	5 V	V 10 V	10 V	10 V	10 V	10 V	10 V	10 V	10 V	10 V	10 V	10 V	10 V	1/4000	9.9700 to 9.9755	9.9755 to 9.9850	9.9980 to 9.9925	9.9925 to 10.0000	10.0000 to 10.0075	10.0075 to 10.0150	10.0150 to 10.0225	10.0225 to 10.0300
3														10 V	10 V	10 V	10 V	10 V	1/8000	4.9850 to 4.98888	4.9888 to 4.9925	4.9925 to 4.9963
				1/12000	3.3234 to 3.3259	3.3259 to 3.3284	3.3284 to 3.3309	3.3334 to 3.3359	3.3359 to 3.3384	3.3359 to 3.3384	3.3384 to 3.3409	3.3409 to 3.3434										

* With the gain and offset setting as in No. 1, the digital output values do not change in increments of "1" because the maximum resolution (see Section 3.2) is exceeded.

Figure 3.4 Voltage Input and Digital Output Values

MELSEC-A



					2.4950 2.50																			
	1	0 mA	5 mA	1/8000					to 2.5050															
						-				-														
				1/12000		1.6 t	634			-	667 0													
				1/12000			667				700													
ŀ																								
				4/4000	19.9680	19.9970	19.9840	19.9920		0000	20.0160	20.0240												
				1/4000	to 19.9760	to 19.9840	to 19.9920	to 20.0000	-	o)160	to 20.0240	to 20.0320												
					9.9840	9.9980	9.9920	9.9960	_	0000	10.0080	10.0120												
	2	4 mA	20 mA	1/8000	to	to	to	to	-	0	to	to												
					9.9880	9.9920	9.9960	1.0000	10.0	080	10.0120	10.0160												
					6.6560	6.6587	6.6614	6.6640	6.6	667	6.6720	6.6747												
				1/12000	to	to	to	to		0	to	to												
					6.6587	6.6614	6.6640	6.6667	6.6	720	6.6747	6.6774												
					19.9600	19.9700	19.9800	19.9900	20.0000	20.0100	20.0200	20.0300												
				1/4000	to	to	to	to	to	to	to	to												
						19.9700	19.9800	19.9900	20.0000	20.0100	20.0200	20.0300	20.0400											
																		9.9980	9.9985	9.9900	9.9950	10.0000	10.0050	10.0100
	3	0 mA	20 mA	1/8000	to	to	to	to	to	to	to	to												
					9.9985	9.9900	9.9950	10.0000	10.0050	10.0100	10.0150	10.0200												
					6.6534	6.6567	6.6600	6.6634	6.6667	6.6700	6.6734	6.6767												
				1/12000	to	to	to	to	to	to	to	to												
					6.6567	6.6600	6.6634	6.6677	6.6700	6.6734	6.6767	6.6800												
			* Wit	h the gair	and offse	et setting	as in No. 1	and No. 2	2, the digi	tal output	values do	not												
				-		-			-															

change in increments of "1" because the maximum resolution (see Section 3.2) is exceeded.

Figure 3.5 Current Input and Digital Output values

3.4 Functions

Item	Descriptions	Section Ref.
A-D conversion enable/disable setting	 Enable/disable setting is possible for each individual channel. (Default: Enable for all channels) Sampling time can be shortened by setting "disable" for the unused channels. 	3.7.1
Offset/gain setting	 Offset/gain setting is possible for each individual channel without a volume dial to change I/O conversion characteristics. 	3.3
Averaging processing designation	• By designating the number of frequencies or time duration for each channel, A-D conversion data is averaged and the result is set to buffer memory as the digital output value.	3.7.2

Table 3.1 A68ADN Functions

MELSEC-A

3.5 Maximum Conversion Speed

Conversion speed is the period of time between channel switching and the writing of the digital value to buffer memory.

3.5.1 Conversion speed per channel

Conversion speed per channel is 20 ms.

If more than one channel is used, the sampling time will be "(20 ms) \times (number of conversion-enabled channels)".

3.5.2 Influence of [FROM]/[TO] instruction executions on maximum conversion speed.

The maximum conversion speed indicated in 3.5.1 assumes that the [FROM]/[TO] instruction is not executed. If the [FROM]/[TO] instruction is executed:

- (1) Digital value write to the buffer memory is suspended during [FROM]/[TO] processing until the [FROM]/[TO] processing is completed.
- (2) Channel switching is suspended during [FROM]/[TO] processing until [FROM]/[TO] processing is completed.
- (3) [FROM]/[TO] processing is suspended during digital value write to the buffer memory or channel switching until the write or channel switching process is completed.
- (4) The [FROM]/[TO] instruction should be specified to transfer more than one data simultaneously. Processing is less influenced if the number of [FROM]/[TO] instructions is smaller.

3.6 I/O List for PC CPU

The A68ADN uses 32 input and 32 output device points for data communications with the PC CPU. I/O signal assignment and functions are shown in Table 5.1.

Device X indicates an input signal from the A68ADN to the PC CPU and device Y an output signal from the PC CPU to the A68ADN. I/O numbers (X, Y) and I/O addresses used in this manual assume that the A68ADN is located at slot 0 of the main base unit.

Signal	Direction (A68ADN to PC CPU)	Signal Direction (PC CPU to A68ADN)		
Device No.	evice No. Signal Name		Signal Name	
X0	Watchdog timer error (Detected by A68ADN)	Y0		
X1	A – D conversion ready	to YC	Unavailable	
X2	Error flag			
X3 to X1C	Unavailable	YD to YF	[RFRP] [RTOP] instruction interlock signals Only used when the A68ADN is used in a remote I/O station	
		Y10 Y11	Unavailable	
		Y12	Error reset	
X1D to X1F	[RFRP] [RTOP] instruction interlock signals Only employed when the A68ADN is used in a remote I/O station	Y13 to Y1F	Unavailable	

Table 3.2 I/O Signals

POINT

Outputs Y0 to YC, Y10 to Y11, and Y13 to Y1F are reserved. They cannot be used in the sequence program.

Y0 to Y1F (corresponding to X0 to X1F) cannot be used as internal relays.

(1) Watchdog timer error (X0)

The X0 signal goes ON when the A68ADN (using the self-diagnosis function) detects a watchdog timer error.

When a watchdog timer error occurs, the A68ADN stops A-D conversion.

A watchdog timer error indicates faulty A68ADN hardware.

(2) A – D conversion ready (X1)

The X1 signal goes ON when A-D conversion processing is ready in a normal (other than test) mode when the power supply to the PC CPU goes ON or the PC CPU is reset.

The signal goes OFF when the test terminals on the front panel are shorted.

This signal can be used as an interlock for buffer memory read/write operations.

REMARK

Definition of A-D conversion-ready status: When A-D conversion is completed in all eight channels and the digital output values are stored in buffer memory.

IMPORTANT

A FROM/TO instruction cannot be executed in the test mode. Use the D/A conversion ready signal (X1) as an interlock for any program that contains a FROM/TO instruction.

If a FROM/TO instruction is executed in the test mode, the preset offset and/or gain value might be lost, or a CPU error may occur causing the calculation to stop.

(3) Error flag (X2)


The X2 signal goes ON when an error (other than a watchdog timer error) is detected by the A68ADN. When the X2 signal is turned ON, an error code is stored in the error code storage area in buffer memory.

The signal goes OFF when the error reset signal (Y12) is turned ON.

(4) Error reset (Y12)

Turning Y12 ON causes the error flag (X2) to go OFF and writes "0" to the error code storing area (address 18H) in buffer memory, after clearing the error code stored there.

The RUN LED, which flashes on the front panel after an error is detected, stops flashing when the Y12 signal is turned ON (which indicates "normal operation").



3.7 Buffer Memory

The A68ADN uses the buffer memory (not battery-backed) for data communications with a PC CPU.

Buffer memory allocations are shown below.

Addre	ess (decimal)	Default value	
0	A-D conversion-enabled/disabled setting	00FFH (all channels enabled)	See section 3.7.1
1	Averaging processing specification	0 (sampling processing for all channels)	See section 3.7.2
2	CH1 averaging time, count		
3	CH2 averaging time, count		
4	CH3 averaging time, count		
5	CH4 averaging time, count		
6	CH5 averaging time, count	0	
7	CH6 averaging time, count		
8	CH7 averaging time, count		
9	CH8 averaging time, count		
10	CH1 digital output value		
11	CH2 digital output value		
12	CH3 digital output value		
13	CH4 digital output value	0	See section 3.7.3
14	CH5 digital output value	0	
15	CH6 digital output value		
16	CH7 digital output value		
17	CH8 digital output value		
18	Write data error code	0 (no error)	See section 3.7.4
19	A-D conversion-completion flag	00FFH (A-D conversion completed for all channels)	See section 3.7.5
20	Resolution setting	1 (1/4000)	See section 3.7.6

POINT

Since buffer memory addresses 10 to 17 are reserved for read only, data should not be written to them using a sequence program. If an attempt is made to write data to these addresses, the RUN LED begins flashing and an error code is stored in buffer memory address 18.

3.7.1 A-D conversion-enabled/disabled setting

Whether A-D conversion is to be executed or not is written to buffer memory address 0 for each channel ("1" for enable and "0" for disable).

The sampling cycle can be shortened by setting "disable" for the unused channels The default value for each channel is set as an A-D conversion.

Examples:

(1) Sampling cycle time when "enable" is set for all channels:

 $\begin{array}{ccc} 8 & \times & 20 \text{ ms} \\ \text{(number of enabled channels)} & (\text{conversion speed per channel}) \end{array} = 160 \text{ ms}$

(2) Sampling cycle time when "enable" is set for channels 1 and 3:

 $2 \times 20 \text{ ms}$ (number of enabled channels) (conversion speed per channel) = 40 ms

(1) Enable/disable setting method

Enable or disable is set for each channel.



- (2) Processing by the A68ADN for enable/disable setting
 - (a) Initialization for averaging processing

For averaging processing, the data stored in the work area by the A68ADN system software is initialized.

The data stored in buffer memory prior to the setting of enable/disable consists of digital values.

If conversion-enabled/disabled setting is made when 30 sampling times have been completed at a channel which is set for 50 averaging processing times, the sampling data collected in the 30 sampling times is cleared and averaging processing is executed from the beginning.

(b) Resetting the A – D conversion-completion flag

The A - D conversion-completion flag (address 19 in buffer memory) for channels 1 to 8 is reset.

3.7.2 Setting for sampling processing/averaging processing

- (1) Digital value output in sampling processing and averaging processing
 - (a) Sampling processing

The analog values input to the channels are converted 1:1 to digital output values. These digital output values are then stored in buffermemory.


(b) Averaging processing

The A68ADN does the A-D conversion for any channels which the PC CPU has specified for averaging processing. Using a preset count or a preset period of time, an average is calculated (excluding the minimum and maximum values) and stored in buffer memory. If the specified processing count is two or less, sampling processing is executed instead of averaging processing.

When A-D conversion-enabled/disabled setting is made, data stored in the work area is initialized.

POINTS				
(1) When sampling processing is designated: As the A68ADN's PC CPU scans each channel, the value appearing at that instant is written to the buffer memory as a digital value. The timing of this sampling depends on the number of A-D conversion-enabled channels, and may be found by using the following formula:				
(processing time) = (number of A – D conversion – enabled channels) × 20 (ms/1 channel) Maximum conversion speed				
Example: When conversion-enabled is set for channels 1, 2, 3, 5, and 6: Processing time = $5 \times 20 = 100$ (ms)				
(2) Averaging processing by specifying time(a) The setting time is in 10 ms units. Values less than 10 ms are rounded down.				
Example: If 1234 ms is set, it is processed as 1230 ms.				
(b) The number of times set time processing is done varies with the number of A-D conversion-enabled channels.				
Time setting				
Processing count = (number of A – D conversion-enabled channels) × 20 (ms/channel) Maximum conversion speed				
Example: Number of A-D conversion-enabled channels = 4, Time setting = 8000 ms $8000 \div (4 \times 20) = 100$ times				
(3) Averaging processing by specifying a number of counts The time in which the average value by this processing is stored in the buffer memory varies with the number of A-D conversion-enabled chan- nels.				
Processing time = (count setting) × (A-D conversion-enabled channels × 20 (ms/channel) Maximum conversion speed				
Example: When A-D conversion-enabled is set for channels 1, 2, 3 and 4 $50 \times 4 \times 20 = 4000$ (ms)				

- (2) Designation of averaging processing and selection between time averaging and count averaging
 - (a) When the power is turned ON and the A68ADN A-D conversion-ready signal is ON, all channels are set for sampling processing.
 - (b) For selection of sampling processing or averaging processing, use address 1 of the buffer memory.



POINTS

- (1) For averaging processing, "count" or "time" must be set in advance.
- (2) When averaging processing is not designated, sampling processing is set without regard to the designation of time/count.
- (3) Setting "time" or "count"
 - (a) For the channels designated for averaging processing, write the "time" or "count" to the buffer memory addresses (2 to 9) corresponding to those channels.

When the power is turned ON, the setting for "time" and "count" is "0".

(b) The setting ranges are as indicated below:

"Count" averaging processing:	1 to 500 times
"Time" averaging processing:	160 to 10000 ms


POINT

If a value outside the above ranges is written, a setting error occurs and the set value in buffer memory does not change. However, the A68ADN performs A - D conversion processing based on the averaging time or count previously set.

3.7.3 Digital output values

Digital values after A - D conversion are stored to buffer memory addresses 10 to 17 for each channel.

Digital output values are 16-bit, singed binary. The ranges vary depending on the resolution setting, as indicated below:



3.7.4 Write data error code

(1) When data is written to the A68ADN from the PC CPU, data range checks and read/write area access checks are only made once. If the written data is outside the designated range, an error code is stored (as a 16-bit binary value) in buffer memory address 18.

Section 6.1 gives error code details.

- (2) If more than one type of error occurs, only the error code of the first error is stored in the A68ADN.
- (3) To reset the error code, use the sequence program to turn Y12 ON (see Section 5.1).
- (4) When an error is reset, the data error code is set to 0 and the RUN LED of the A68ADN stops flashing

3.7.5 A-D conversion-completion flag


- (1) When the power is turned ON, the A D conversion-ready signal (X1) goes ON This indicates that the A – D conversion-completion flag is ready for all channels from 1 to 8. OOFFH is stored in buffer memory.
- (2) After the power is turned ON, A/D conversion-completion flag processing is only done once if the setting for A – D conversion-enabled/disabled at address 0 is changed.
 - A D conversion-disabled \rightarrow enabled:

When averaging processing is specified, averaging processing is executed a preset number of times or for a preset length of time of averaging. After the processing is completed, the digital value (obtained after A-D conversion) is then stored in buffer memory. The flag is then set to 1.

• A – D conversion-enabled \rightarrow disabled:

The relevant channel's A – D conversion-completion flag is set to 0.

(3) Each channel has an A-D conversion-completion flag.



(4) The A/D conversion-completion flag can be used for the interlock when reading the digital value of the channel for which averaging processing has been executed.

3.7.6 Setting resolution

- (1) Set the digital output value resolution to "1/4000", "1/8000", or "1/12000". When the power is turned ON, the default is set at 1/4000.
- (2) Write a number (1 to 3) to address 20 corresponding to the required resolution.

Setting	Resolution		
1	1/4000		
2	1/8000		
3	1/12000		

POINT

Only set the resolution once while the PC CPU is running and before the A-D conversion-enabled/disabled setting is made.

If the setting is changed while the A-D conversion is set for enabled, the correct digital output values will not be obtained.

4. PRE-OPERATION SETTINGS AND PROCEDURES

4.1 Handling Instructions


- (1) Protect the A68ADN and the terminal block from impacts.
- (2) Do not remove printed circuit boards from the housing. There are no userserviceable parts on the boards.
- (3) Ensure that no conductive debris can enter the module. If it does, make sure that it is removed. Guard particularly against wire offcuts.
- (4) Tighten terminal screws as specified below:

Screw	TighteningTorque Range (kg.cm) (lb.inch)			
I/O terminal block terminal screws (M3)	5 (4.33) to 8 (6.93)			
I/O terminal block installation screws (M4)	8 (6.93) to 14 (12.13)			

⁽⁵⁾ To load the module onto the base, press the module against the base so that the hook is securely locked. To unload the module, push the catch on top of the module, and, after the hook is disengaged from the base, pull the module toward you.

4. PRE-OPERATION SETTINGS AND PROCEDURES

4.2 Nomenclature



Switches marked are valid only in the test mode. Section 4.3 gives details

MELSEC-A


Terminal No.	Si	gnal Name	Terminal No.	Signal Name		Terminal No.	Signal Name	
1		TEST	13		V+	25		V+
2		Open	14	С Н З	l+	26	C H 6	l+
3		TEST	15		COM	27		COM
4		Open	16	Ŭ	SLD	28		SLD
5		V+	17		V+	29	C H 7	V+
6	C	l+	18	C H 4	l+	30		l+
7	H 1	COM	19		COM	31		COM
8		SLD	20		SLD	32		SLD
9		V+	21	С Н 5	V+	33	C H 8	V+
10	С Н	l+	22		l+	34		l+
11	н 2	COM	23		COM	35		COM
12		SLD	24	Ĭ	SLD	36		SLD
						37	A	NALOG GND
						38		FG

MELSEC-A

4.3 Offset/Gain Settings

To change the I/O characteristics, follow the chart below.

The factory settings are:



POINTS

- (1) Set the offset and gain values under conditions of actual use.
- (2) The offset and gain values are stored in the A68ADN and are not erased if the power is turned OFF.
- (3) Do offset/gain setting with the PC CPU in the stop mode. If the module is set to the test mode, A-D conversion is stopped on all channels Therefore, use the A-D conversion ready signal as an interlock.
- (4) Perform the offset/gain setting within the range of -10 to 0 to 10 VDC or -20 to 0 to 20 mA. If set outside these ranges, maximum resolution and overall accuracy may not be within the ranges specified.
- (5) If grounding at the point marked with *5 described in Section 4.4.2 (no ground—ground, or ground—removal), redo offset/gain setting from the first step.

4.4 Wiring


4.4.1 Wiring instructions

Take the following precautions to protect external wiring from noise:

- (1) Separate the AC and DC wiring.
- (2) Separate the main circuit and/or high voltage wiring from the control and signal wiring.
- (3) When applicable, ground the shielding of all wires to a common ground point.

4.4.2 Module connection example

(1) Voltage input



- *1: For the cable, use a two-core twisted shielded wire.
- *2: Indicates the input resistance of the A68ADN.
- *3: For current input, make sure to connect the terminals (V+) and (I+).
- *4: If noise or ripple is generated at the external wiring, connect a capacitor of approximately 0.1 to 0.47 μ F25WV between terminals V and COM.
- *5: If there is excessive noise, ground the module. If any change has been made in grounding method (ground/no ground) after offset/gain setting, redo the setting.

4.5 Inspection and Maintenance


The A68ADN module does not require special inspections after installation However, to ensure that the system operates at its best, the module should be checked following the instructions in the User's Manual for the particular PC CPU.

Initial setting programs for using the A68ADN and digital output value read programs are explained below using sample programs.

5.1 Initial setting program and digital output value read program

[Sample Program Conditions]

(1) System configuration



(2) Initial setting


(a)	A-D conversion-enabled	l channe	ls	Channels	1, 2, 3, and 5

- (b) Averaging processing by count..... Channel 3 (setting: 50 times)
- (c) Averaging processing by time...... Channel 2 (setting: 1000 ms)

(3) Devices to be used

(a)	Initial setting write command input signal	X20
-----	--	-----

- (b) Write data error reset signal.....X21
- (c) Digital output value read command input signalX22
- (e) Write data error code BCD output......Y50 to 5B
- (f) Write data error code storage data registerD0
- (g) A-D conversion-completion flag storage devices M0 to M7
- (h) Digital output value read destination data registers D10 to D14



5.2 Sample programs when the A68ADN is loaded onto remote I/O station

[Precautions when writing programs]

(1) Data transmission/receive method

Data transmission/receive is made in the batch refresh mode after executing an END (FEND) instruction, even though the PC CPU I/O control mode is direct or refresh.

(2) Response delay

When transmitting/receiving control information between a master station P CPU and an A68ADN in a remote I/O station, a response delay is inevitable because control is made through a link module.

Pay attention to control timing.

(3) User instructions

The following instructions are used for data transmission/receive between a master station PC CPU and an A68ADN in a remote I/O station.

- (a) Data write (master station \rightarrow A68ADN): RTOP
- (b) Data read (A68ADN \rightarrow master station): RFRP
- (4) Data transmission/receive device

Use link registers (W) for data transmission/receive between a master station PC CPU and an A68ADN in a remote I/O station.

Install the following program to the master station as needed:

(a) When writing data:

Transmit the data that is to be sent to the the remote I/O station A68ADN to the designated link register before executing an RTOP instruction.

(b) When reading data:

Transmit the link register data to another device before executing an RFRP instruction.

(5) Simultaneous execution of RTOP and RFRP instructions is not possible:


Simultaneous execution of an RTOP instruction and an RFRP instruction at the same time for the same A68ADN cannot be done. Therefore, the data link I/O signal must be added to the program as an interlock condition.

However, if two A68ADN modules are loaded in a remote I/O station, it is possible to execute an RTOP instruction for one A68ADN and an RFRP instruction for the other module at the same time.

(6) Control signals for the A68ADN

If the output signal (Y[][]) to a remote I/O station is PLS Y[][]), there are cases when it is not output to the A68ADN in accordance with the relationship between the master station scan time and the link scan time.

[Sample Program Conditions]





Because the data transmission/receive between a master station and remote I/O station is executed in the batch refresh mode after the execution of an END (FEND) instruction, a pulse output that uses an RST instruction after the execution of the SET instruction cannot be used.

[Sample Program Conditions]

- (1) Initial setting
 - (a) A-D conversion-enabled channel Channels 1, 2, 3, and 5
 - (b) Averaging processing by count Channel 3 (setting: 50 times)
 - (c) Averaging processing by time Channel 2 (setting: 1000 ms)
 - (d) Resolution setting......2 (1/8000)
- (3) Devices to be used
 - (a) Intial setting write command input signalX0
 - (b) Write data error reset signal.....X2
 - (c) Digital output value read command input signalX1

 - (f) $\ R \rightarrow M$ link registers W130 to W13F






5.3 Sample program when an A68ADN is loaded to a remote I/O station (using AnACPU dedicated instructions)

Sample program of initial setting and digital output value reading, using AnA dedicated instructions, is explained below for the MELSECNET in which A2A(S1) or A3ACPU functions as the master station and the A68ADN is loaded to a remote I/O station.

[Sample Program Conditions]


(1) System configuration




(2) Initial setting

(3)

(a)	A-D conversion-enabled channel Channels 1, 2, 3, and 5
(b)	Averaging processing by count Channel 3 (setting: 50 times)
(c)	Averaging processing by time Channel 2 (setting: 1000 ms)
(d)	Resolution setting2 (1/8000)
Dev	rices to be used
(a)	Initial setting write command input signalX20
(b)	Write data error reset signalX23
(c)	Digital output value read command input signalX21
(d)	$M \rightarrow R$ link registers
(e)	$R \to M$ link registersW320 to W32F





6. TROUBLESHOOTING

6.1 Error Code Table

If an error occurs during PC CPU read/write data operations, the following error codes are stored in the A68ADN buffer memory (address 18).

Error Code	Causes	Corrective Action		
100	 A number other than 1 to 3 is set for resolution setting. 	Correct the resolution setting.		
102	 Data is written to the read-only area (addresses 10 to 17) 	Correct the program that specifies the read-only area.		
[] 0 to 4	 A value outside the range of 160 to 10000 (ms) is set for averaging time setting. [] indicates the channel where an error is detected. 0 to 4 : A value in this field has no special meaning. Any number can indicate the averaging time setting error. 	Correct the setting.		
[] 5 to 8	 A value outside the range of 1 to 500 (times) is set for averaging count setting. [] indicates the channel where an error is detected. 5 to 8 : A value in this field has no special meaning. Any number can indicate the averaging time setting error. 	Correct the setting.		

Table 6.1 Error Code Table (Error Detected by the A68ADN)

- (1) If more than one type of error occurs, only the error code of the first error is stored in the A68ADN.
- (2) To reset the error code, use the sequence program to turn Y12 ON (see Section 5.1).

6.2 Troubleshooting

This section deals with troubleshooting related to the A68ADN. For troubleshooting related to the PC CPU, see the appropriate PC CPU User's Manual.

6.2.1 RUN LED (A68ADN) is flashing

Check Point	Corrective Action			
Data which disables write or read is written to the A68ADN.	Check the error code table (see Section 6.1) for the cause, and correct the sequence program.			

6.2.2 RUN LED (A68ADN) is OFF

Check Point	Corrective Action			
Are the TEST terminals open?	After offset/gain setting, open the TEST terminals.			
Is the X2 signal (watchdog timer error) ON?	Reset the PC CPU. If the RUN LED is not ON even after the PC CPU is reset, the hardware is faulty. Consult the nearest Mitsubishi representative.			

6.2.3 Digital output value cannot be read

Check Point	Corrective Action			
Is the RUN LED (A68ADN) either flashing o OFF?	See Section 6.2.1 or 6.2.2.			
Is the ERROR LED (PC CPU) ON?	See the appropriate PC CPU User's Manual.			
Is the RUN LED (PC CPU) either flashing or OFF?	See the appropriate PC CPU User's Manual.			
Have conditions to execute a FROM instructio been met?	Monitor the conditions with a peripheral device (like a GPP) to see if they have been met.			
Is the buffer memory address designated by a FROM instruction the address for the digital output value from the channel to be read?	Check the sequence program.			
Is the channel designated by a FROM instruction A-D conversion enabled?	Read buffer memory address 0 to check th enable/disable setting for the channel in question.			
Is A-D conversion completed for the channel designated by a FROM instruction?	Read buffer memory address 19 to see whether or not the A-D conversion-completion flag is set.			
Is the analog input signal cable broken or disconnected	Find the defect, using both visual inspection and a continuity check.			
Disconnect the analog input cable from the A68ADN, and apply a test voltage (using either stabilized power supply or a battery) to measure digital output value.	If the digital output value is correct, it means that the module is influenced by external noise, etc Check cable connections and grounding.			

APPENDICES

APPENDIX 1 Comparison of A68ADN and A68AD/A68AD-S2/A616AD Functions

Item		Specifications								
		A68AD	A68AD-S2	A616AD		A68ADN				
Analog	Voltage	-10 to 0 to 10 VDC (input resistance 30 KΩ)		-10 to 0 to 10 VDC (input resistance 1 MΩ)						
input	Current			-20 to 20 mADC (input resistance 250 W)						
Digital output	ACPU	16-bit signed binary (–2048 to 2047)		16-bit signed binary			16-bit signed binary -4096 to 4095, -8192 to 8191, -12288 to 12287			
	K2ACPU	16-bit signed binary (±2047)		(Unavailable)						
	Voltage	5 mV (1/2000)		1.0 mV (1 to 5 V), 1.25 mV (0 to 5 V), 2.5 mV (0 to 10 V), 5.0 mV (-10 to 10 V)	(1/ 4000)	Selected with a setting pin	2.5 mV 1.25 mV 0.83 mV	(1/4000) (1/8000) (1/12000)	Selectable	
Maximum resolution	Current	rrent 20 μA (1/1000)		10 μA (0 to 20 mA), 20 μ A (-20 to 20 mA)	(1/ 2000)	Selected with a setting pin	10 μA 5 μA	(1/4000)	Selectable	
	Gunon			4 μA (4 to 20 mA), 5 μA (0 to 20 mA), 10 μA (-20 to 20 mA)	(1/ 4000)		3.3 μΑ	(1/12000)	Gelectable	
Overall accura	су	Withir	1 ±1 %	Within ±0.6 %			Within ±1 %			
Maximum conv	ersion speed	Max. 2.5 ms/channel 1 ms/channel 20 ms/channe					nel			
Absolute	Voltage			±15 V						
maximum input	Current	±30 mA								
Number of analog input device points		8 channe	hannels/module 16 channels/modul 8 channels			channels/mo	odule			
Conversion me	thod	Scannings per channel								
Offset/gain adjustment		Use offset/gain adjustment knobs		Switched with a setting pin			Use offset/gain adjustment knobs			
Average processing		Enabled		Disabled			Enabled			
Insulation method	Between input terminal an PC CPU	Photocoupler insulation								
method	Between channels	No insulation								
Specification of A-D conversion channel			Set serial channel numbers A-D conversion-enabled/disabled setting			setting				
A-D conversion-completion flag		Not pr	ovided	When A-D conversion is specified, after A-D conversion is completed, and the digital value is written to buffermemory, the A-D conversion- completion flag is set				•		

Table A1 Function Comparison

APPENDICES

APPENDIX 2 External Dimensions

