


## L6353


### SMART DRIVER FOR POWER MOS & IGBT

- PEAK HIGH OUTPUT CURRENT CAPABIL-ITY (<u>+</u>8A)
- WIDE SUPPLY VOLTAGE RANGE (12.5 TO 18V)
- 0 TO –7.5V NEGATIVE BIAS VOLTAGE SUP-PLY RANGE
- OVER CURRENT AND DESATURATION PROTECTION OF THE EXTERNAL POWER DEVICE (EXTERNALLY PROGRAMMABLE)
- LATCH-UP PROTECTION (FOR IGBT)
- TWO STEPS TURN-ON (PROGRAMMABLE)
- PROTECTION AGAINST POSITIVE SUPPLY UNDER-VOLTAGE
- INPUT COMPATIBLE WITH OPTOCOUPLER OR PULSE TRANSFORMER
- PROGRAMMABLE TURN-ON DELAY
- THERMAL PROTECTION WITH ON-CHIP OVER-TEMPERATURE ALARM AND TURN-OFF PROCEDURE
- OPERATING FREQUENCY UP TO 100kHz



#### DESCRIPTION

The L6353 device is a smart driver, with all the drive and protection know-how "on board". Available in both DIP and SO package, it can be triggered with a logic level or with the signal from an optocoupler or a pulse transformer. It filters parasitic input signals and drives any MOS or IGBT.



#### **BLOCK DIAGRAM**

#### **DESCRIPTION** (continued)

It monitors the on-state voltage drop of the driven power device and protects it against overload and short circuit.

The on-state voltage drop level is externally programmable from 5 to 15V. This function is inhibited during the turn-on of the external power device for an externally programmable period.


An internal inhibition time of 200ns avoids false triggering.

Overload or overheating are signalled on an alarm output. If temperature continues to increase the power output is switched off and maintained in the off-state until the temperature decreases below the low threshold. A programmable turn-on delay avoids cross conduction in bridge configurations.

To preserve the external power device (especially IGBT) from the risk of latch-up, the gate voltage can be risen in two different steps (of which the first is externally programmable from 7 to 11V).

67/

#### **PIN CONNECTION** (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage referred to COM pin	20	V
V <sub>SS</sub>	Negative Supply Voltage referred to COM pin	- 8 to 0	V
VPOS-VOUT1	Collector-Emitter Voltage of High Side NPN	25	V
V <sub>OUT2</sub> - V <sub>SS</sub>	Drain-Source Voltage of Low Side DMOS	25	V
V <sub>EXT1</sub>	Externally Forced Voltage (pin 9)	-0.3 to V <sub>CC</sub>	V
V <sub>EXT2</sub>	Externally Forced Voltage (pins 4,7,10, 11, 12)	-0.3 to 7	V
IDELAY	Sink Current pin Delay	3	mA
I <sub>MON_DELAY</sub>	Sink Current Pin Mon_Delay	3	mA
V <sub>ON_SENSE</sub>	Voltage on ON_SENSE Pin	VSS-0.3 to V <sub>CC</sub>	V
I <sub>OUT1</sub>	Positive Output Current (tp ≤1ms) (peak)	8	A
I <sub>OUT2</sub>	Negative Output Current (tp ≤1ms) (peak)	8	A
IINV_OUT	Output Current in INV_OUT Pin	±20	mA
I <sub>ALARM</sub>	Output Current in ALARM Pin	±20	mA
P <sub>tot</sub>	Total Power Dissipation	internally limited	
T <sub>amb</sub>	Operating Temperature Range	-25 to +85	°C
T <sub>stg</sub>	Storage Temperature	-50 to +150	°C

#### THERMAL DATA

Symbol	Parameter		SO16	Unit
R <sub>thj</sub> -ambient	Thermal Resistance Junction-ambient Max	80	90	°C/W

#### **PIN FUNCTIONS**

N.	Name	Function
1	OUT1	Output of high side driver (emitter of power NPN transistor).
2	V <sub>cc</sub>	Positive Supply Voltage (referred to COM). See under voltage lockout functioning
3	V <sub>POS</sub>	Positive Bias Voltage (collector of the NPN power transistor).
4	CLAMP_PROG	First Step of the Gate Voltage Programming. The programming is achieved setting an appropriate voltage on this pin (i.e. using a resistence voltage divider).
5	INV-OUT	Inverted Output Driver Status. The buffer output is able to drive some auxiliary circuit (i.e. a LED).
6	ALARM	Diagnostic Output Signal. A fault condition is signalled by this output buffer.
7	MON_DELAY	$V_{ON}$ Monitor Delay. An R-C network connected between this, the COM and the $V_{\text{REF}}$ pins, define $t_{MON\_DELAY}$ time interval (see fig 4)
8	V <sub>REF</sub>	Output of the 5V/10mA internal voltage reference.
9	INPUT	Input signal. The driving signal can be a logic level either active LOW (inverted mode) or HIGH (direct mode) in the Logic Level or a pulse in the Pulse Transformer Mode (see Figure 2)
10	DELAY	On Triggering Delay. An R-C network connected between this, the COM and the $V_{REF}$ pins, define the $t_{DELAY}$ time interval (see fig 4)
11	SELECT	Select the direct/inverted mode in the Logic Level Mode. It's also the reference pin in Pulse transformer mode.
12	ON_LEV_PROG	$V_{ON}$ level programming. This pin is used to set the $V_{ON}$ monitor level. The programming is achieved setting an appropriate voltage on this pin (i.e. using a resistive divider).
13	ON_SENSE	On State Monitor. This pin is used to monitor the turning on of the external power device.
14	V <sub>SS</sub>	Negative supply voltage (referred to the COM). This pin is the source of the low side driver DMOS.
15	COM	Ground
16	OUT2	Output of the low side driver (drain of the DMOS).

# **DC ELECTRICAL CHARACTERISTICS** ( $V_{POS} = V_{CC}=15V$ ; $V_{SS} = -5$ to 0V; $T_j = -25$ to +125°C; unless otherwise specified)

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vdrop	1	V <sub>POS</sub> - V <sub>OUT1</sub>	$I_{OUT1} = 2A$		2.5		V
Vcc	2	Operating Supply Voltage	(referred to COM pin)	12.5		18	V
V <sub>CCth1</sub>		Under Voltage Upper Threshold		10.5	11.5	12.5	V
V <sub>CCth2</sub>		Under Voltage Lower Threshold		10	11	12	V
V <sub>CChys</sub>		Under Voltage Hysteresis		0.3	0.5	0.7	V
I <sub>CCq</sub>		Quiescent Supply Current			5		mA
Vd	4, 12	Output Voltage	pin floating		1.26		V
I <sub>so</sub>		Sourced Current	pin grounding		20		μA
I <sub>si</sub>		Sinked Current	pin at +5V		-20		μA
V <sub>drop_sig</sub>	5, 6	High State Output Voltage Drop	l <sub>out</sub> = 20mA			V <sub>CC</sub> –3	V
		Low State Output Voltage Drop				3	V
V <sub>ref</sub>	8	Output of Internal Voltage	I <sub>ref</sub> = 0A; T <sub>j</sub> = 25°C	4.9	5	5.1	V
		Reference	$I_{ref} \leq 10 mA; T_j = 25^{\circ}C$	4.8		5.2	mA
R <sub>in</sub>	7, 10	Comparator Input Resistance				100	Ω
V <sub>dth</sub>		Comparator Threshold			3.15		V
R <sub>ins</sub>	13	Input Resistance			75		KΩ
l <sub>outs</sub>		Output Current	pin grounded		200		μΑ
V <sub>SS</sub>	14	Operating Negative Bias Voltage	(referred to COM)	- 7		0	V
R <sub>ON</sub>	16	On Resistance	OUT2 to $V_{SS}$ ); $I_{OUT2} = 2A$		0.5		Ω
Vil	9	Low Level Voltage	(Logic Level Mode)	0		1	V
V <sub>ih</sub>		High Level Voltage	(Logic Level Mode)	4		V <sub>CC</sub>	V
l <sub>in</sub>		Input Current	0 <v<sub>in<v<sub>CC (Logic Level Mode)</v<sub></v<sub>	- 10		10	μΑ
t <sub>inh</sub>		Inhibited Parasitic Pulse Duration	(Logic Level Mode)		200	300	ns
V <sub>ton</sub>		Turn-on Threshold Voltage	Referred to V <sub>sel</sub> (Pulse Transformer Mode)			1.5	V
$V_{\text{toff}}$		Turn-off Threshold Voltage	Referred to Vsel (Pulse Transformer Mode)	- 1.5			V
V <sub>sl</sub>	11	Low Level Voltage	(Logic Level Mode)	0		1	V
$V_{sh}$	]	High Level Voltage	(Logic Level Mode)	2		V <sub>REF</sub>	V
I <sub>sl</sub>	1	Current Output of SELECT Pin	V <sub>sl</sub> = 0V (Logic Level Mode)		300		μA
V <sub>sel</sub>	1	Output Voltage of SELECT Pin	(Pulse Transformer Mode)	2.25	2.5	2.75	V

57


#### **AC ELECTRICAL CHARACTERISTICS**


Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
t <sub>on</sub>	9 vs 1	Turn on Propagation Delay Time			400		ns
t <sub>off</sub>	9 vs 16	Turn off propagation delay time			400		ns
tr	1,16	Rise Time			50		ns
tf		Fall Time			50		ns
t <sub>fault</sub>		Delay Time for Fault Detection				400	ns


#### **THERMAL PROTECTION**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
T <sub>th1</sub>	Over Temperature Threshold	(Thermal Procedure)		130		°C
T <sub>hys1</sub>	Over Temperature Threshold Hysteresis			20		°C
T <sub>th2</sub>	Over Temperature Shutdown			160		°C
T <sub>hys2</sub>	Over Temperature Shutdown Hysteresis			20		°C


#### Figure 1: Switching waveforms and test circuit


















6/11

Figure 4. Gate driving waveforms test circuit.



#### **INPUT INTERFACE**

To drive the external power device three different possibilities are allowed:

The Logic Level Mode, either direct or inverted, and the Pulse Transformer Mode

Using the Logic Level Mode (direct) an high level (referred to COM), at the INPUT pin will start the Turn on Procedure (i.e. firing an N channel external device). A low level (referred to COM) will instead close the OUT2 pin to VSS.

The functioning is reversed in the inverted mode. To select the direct mode the SELECT pin must be connected via a capacitor to COM. The inverted mode is chosen by connecting the SE-LECT pin to COM.

In logic Level Mode pulses lasting less than t<sub>inh</sub> (200ns typ.) are filtered out.

In the Pulse Transformer Mode the SELECT pin will be the reference pin for the signal applied to the INPUTpin. The positive pulse will start the TURN ON PROCEDURE, while the negative pulse will close OUT2 to V<sub>SS</sub>. The duration of this pulses (tw, see fig.2) must be again tw > tinh.

#### **TURN-ON PROCEDURE**

The firing of the external power device is performed in three steps in order to avoid the most common problems that can arise.

In each of these steps there are a number of parameters that can be easily externally presetted to the requested values.

#### First Step

Parameter: tDELAY

In order to avoid cross-conduction between the external power device in half bridge arrangement the driver output is activated after an externally programmable delay time (tDELAY, see fig. 3) after the input signal. To set the tDELAY interval an R-C network has to be connected between the DE-LAY, VREF and COM pins (see fig.4) giving:

 $t_{\text{DELAY}} (\mu \text{sec}) = \text{Rext} (K\Omega) \cdot \text{Cext}(nF) + t_{\text{on}}$ 

To minimize this interval only a resistor has to be connected between the DELAY and the  $V_{\text{REF}}$  limiting thus the duration to the internal propagation delay ton.

#### Second step

Parameters: **t**MON\_DELAY, **V**CL

To protect the driven device from latch-up at turnon (IGBT) after the t<sub>DELAY</sub> time interval a second externally programmable time interval t<sub>MON\_DE-LAY</sub> (presettable using the same technique used to set the t<sub>DELAY</sub> interval, see fig.4)

MON-DELAY (
$$\mu$$
sec) = Rext (K $\Omega$ ) . Cext(nF)

during the tMON\_DELAY the voltage on the Vout1) is limited to the VcL level. To program this value an appropriate voltage drop has to be imposed, by mean of a resistive voltage divider, at the CLAMP\_PROG pin according to the following formula:



$$V_{CLAMP_PROG} = \frac{V_{CL}}{6}$$

with

#### $7V \leq V_{CL} \leq 11V$

Leaving the CLAMP\_PROG pin floating the V<sub>CL</sub> level is set to 9V. If the pin is grounded the function is inhibited (i.e. no intermediate step during the firing).

#### Third step

#### Parameter: VoNth

At the end of the tMON\_DELAY the gate of the driven device is pulled toward the VPOS level in order to ensure an appropriate drive to minimize the power losses. The external power device is considered in overload whenever the voltage on its output, sensed via the VON\_SENSE pin, is above VONth. The comparison value is programmable setting at a certain level, by means of a resistive divider, the ON\_LEV\_PROG pin according to the following formula:

with

$$5V \leq V_{ONth.} \leq 15V$$

 $VON\_LEV\_PROG = VONth. 0.17$ 

and

$$V_{ONth.} < V_{CC} - 1V.$$

If the ON\_LEV\_PROG pin is left floating the Vonth.

#### Undervoltage Comparator Hysteresis

#### level is set to 7.5V.


The overload status is signalled via the ALARM pin, active LOW. To inhibite the  $V_{\text{ON}}$  Monitor function, the  $V_{\text{SENSE}}$  pins must be grounded.

#### THERMAL PROCEDURE

As the junction temperature raises, two different events will take place. When the Over Temperature Threshold (Tth1), set at 130°C is reached, the ALARM output is activated (low level). If the temperature keeps on raising, up to the Over Temperatur Shutdown (Tth2 = 160°C Typ) the output power device is turned off until the temperature decrease. To prevent an oscillating behaviour both the thresholds have a built-in hysteresis of 20°C.


#### UNDERVOLTAGE LOCK OUT


To avoid operation with non optimal drive of the external power device, an Undervoltage Lockout function is implemented. The OUT1 pin is forced close to Vss until the Vcc supply voltage has reached the Undervoltage Upper Threshold (Vccth2) value. If the supply voltage falls below the lower hysteresis value (i.e. Vccth1 - Vcchys) the OUT1 will be again forced close to Vss. The built-in hysteresis will thus avoid intermittent functioning of the device at low supply voltage that may have a superimposed ripple.




57

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050






DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1	45° (typ.)					
D (1)	9.8		10	0.386		0.394
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		8.89			0.350	
F (1)	3.8		4	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.4		1.27	0.016		0.050
М			0.62			0.024
S	8°(max.)					



(1) D and F do not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15mm (.006inch).



10/11

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

