

### Interfacing the AD1890/AD1891 to AES/EBU Receivers and Digital Filters

by Hank Zumbahlen, Senior Field Applications Engineer

### ABSTRACT

The AES/EBU AES3-199X and the IEC-958 have become the standard for interfacing digital audio components in the digital domain. The AD1890/AD1891 Asynchronous Sample Rate Converter (ASRC) is a device that provides a solution to sample rate interfacing and compatibility issues. The practice of using oversampling the digital signal before it goes to the digital-to-analog converter has become standard as well. This paper examines the issues with interfacing these components.

#### THE AES/EBU INPUT

Even though the resolution of commercial digital audio sources, the Compact Disc (CD) and Digital Audio Tape (DAT), is 16 bits, the AES/EBU interface has space for 20 bits of data, out of a total frame size of 32 bits. The format for the subframe is shown in Figure 1. This allows higher resolution in professional applications. Therefore, since the data will not fill up the entire width of the word, the data must be padded. This padding can either be before or after the data word. If it is placed before the data, the LSB (Least Significant Bit) is in the 32nd clock position. This is referred to as right-justified data. If the padding is placed after the data, the MSB (Most Significant Bit) is in the first clock position. This is referred to as left-justified data.



Figure 1a. Audio Subframe Format

The problem arises when you try to mate a component that right justifies the data with one that expects leftjustified data. This is the case when trying to mate the AD1890/AD1891 with the Yamaha YM3623B receiver chip. The Crystal CS8412 allows the user to select which data format is to be used. These two chips are by far the most popular solutions at this point in time.

The standard digital audio signal set consists of the data, which is alternated between the left and right channels, a signal to indicate whether it is the left or right channel (L/R), a bit clock and a word clock which indicates valid data. It is by moving the L/R clock that we can change the iustification of the data.

Assume that we have 16 bits of right-justified data, which is the case with the Yamaha part. That would mean that we would have 16 leading zeros. By delaying the L/R clock, outputted by the receiver chip, by the word clock, also an output from the receiver chip, we delay the L/R clock by a quarter cycle. The L/R signal will now change state at the beginning of valid output data, which in effect changes the data to left justification. This delaying of the L/R clock is done simply with a D type flip-flop (see Figure 2). The timing signals are given in Figure 3.



Figure 1b. Audio Block Format

# www.BDTIC.com/ADI





AD1891

DATA O

BCLK O

WCLK O

L/R O

26

24

25

DATA I

BCLK\_I

WCLK I

L/R I

## THE INTERPOLATION FILTER

YM3623B

28

6

DIN

XIN

DOUT

CLF

L/R

EMP

15

16

Just the inverse process is required for interfacing to the NPC SM5813 and similar digital filters. These filters are used to raise the apparent sample rate of the digital audio string by a factor of, typically, 4 or 8. By increasing the apparent data rate the images are moved out in frequency so that a much simpler (lower order) filter can be designed. The advantages of a simpler filter are many. First and most important is that a smaller filter is easier to design and manufacture. They use less components so they are less expensive. Also, a low order filter will not have high "Q" sections which tend to ring when hit with a transient.

The filter is expecting right hand justified data. The AD1890/AD1891 outputs left-hand justified data. Therefore we must use the same trick we used before (see Figure 4). The L/R clock is delayed by the word clock to effectively change the justification of the data from left-justified to right-justified.

There is a slight difference though. The AD1890/AD1891 will put out 24 bits of data. The digital filter is expecting only 16 bits. Luckily the data format is MSB first so that the first 16 bits will be latched in when the L/R clock transitions, which latches the contents of the digital filters shift register. The remaining bits will not affect the input to the filter, since the shift register is only sixteen bits wide and the last bits of the previous channel will have shifted all the way through the register before the valid bits for the present channel are latched. Figure 5 shows the timing for the ASRC-filter interface.



23

26

XT1

7

ско

27

DATA\_O

DATA I

4

Figure 5. ASRC-Digital Filter Timing

### CONCLUSION

The interface between components which expect different justification of data has been examined. A proposal for modifying the justification has been presented. It should be noted that second generation ASRCs, the AD1893, have internal provisions for selection either left justification or right justification.

### **BIBLIOGRAPHY**

- 1) AUDIO ENGINEERING SOCIETY, "AES Recommended Practice for Digital Audio Engineering - Serial Transmission Format for Linearly Represented Digital Audio Data," AES3-1985 (ANSI S4.40-1985).
- 2) INTERNATIONAL ELECTROTECHNICAL COMMISSION "International Standard Digital Audio Interface," IEC 958 1989.
- 3) Zumbahlen, Hank, "An Outboard Digital-to-Analog Converter for Digital Audio Sources," Analog Devices AN-394, 1995.
- 4) Sanchez, Clifton & Taylor, Robert, "Overview of Digital Audio Interface Structures," Crystal Semiconductor AN-22.

## www.BDTIC.com/ADI