CS 0413 - VLSI AND EMBEDDED SYSTEM DESIGN

LABARATORY MANUAL

SEMESTER VII



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

SRM UNIVERSITY (Under Section 3 of the UGC Act, 1956)

S.R.M NAGAR, KATTANKULATHUR – 603203.

KANCHEEPURAM DISTRICT

YEAR: 2015-2016



CS0413

VLSI and Embedded System Design Lab

Laboratory Manual

Course Team

Mr. S. Nivash Mr. B.Srinath Mrs. P.Niraimathi Mrs. J.Subhashini Mrs. P.Radhika Mrs. V.Sarada Mrs. E.Chitra Mrs. V.K.Daliya Mrs. K.Suganthi Mrs. A.Ruhanbevi

June 2015

REVISION: 05

LIST OF EXPERIMENTS

SI.No	Title of the Experiments
1	Design of Logic gates
2	Design of Binary Adders
3	Design of Multiplexers and De-multiplexers
4	Design of Encoders and Decoders
5	Flip Flops
6	Counters
7	Toggle a Port bit in 8051
8	Bitwise Operators Using 8051
9	Arithmetic Operations using 8051
10	Delay Operators in 8051

Course Handout

SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering CS0413 VLSI & EMBEDDED SYSTEM DESIGN LAB Seventh Semester, 2015-16 (odd semester)

Course (Catalog) description

The course explores the design aspects of an introduction to the characteristics of digital logic, design, construction, testing and debugging of simple digital circuits using Verilog HDL. and also provide an introduction to the development of application using microcontrollers.

Compulsory/Elective course: Compulsory for CSE students.

Credit hours: 2 credits.

Laboratory

DSP Lab- TP9L3, Embedded System Lab - TP 11L1, VLSI Simulation Lab- TP11L4, VLSI Design Lab- TP12L4

Course coordinator(s):

Mr.S.Nivash, Assistant. Professor, Department of ECE

Instructor(s)

Class / Lab schedule: one 150 minutes lab session per week, for 14-15 weeks

Name of the instructor	Class	Venue	Class hours	Email (domain: @ktr.srmuniv.ac.in)
Mr.S.Nivash	X1	TP11L1	Day 1-7,8 Day 2-3,4	<u>nivash.s@ktr.srmuni</u> <u>v.ac.in</u>
Mr.B.Srinath	X2	TP11L1	Day 1 - 5,6 Day 3 - 7,8	<u>srinath.b@ktr.srmuni</u> <u>v.ac.in</u>
Mrs.P.Niraimathi	X3	TP11L1	Day 4 -7,8 Day 5 -7,8	niraimathi.p@ktr.srm univ.ac.in

				Email
Name of the instructor	Class	Venue	Class hours	(domain: @ktr.srmuniv.ac.in)
Mrs.J.Subashini	X4	TP11L1	Day 2 - 5,6 Day 5 - 3,4	subashini.j@ktr.srmu niv.ac.in
Mrs.P.Radhika	X5	TP11L4	Day 1 - 5,6 Day 2 - 5,6	<u>radhika.p@ktr.srmun</u> <u>iv.ac.in</u>
Mrs.V.Sarada	Y1	TP11L1	Day 1 - 3,4 Day 2 - 7,8	<u>sarada.v@ktr.srmuni</u> <u>v.ac.in</u>
Mrs.E.Chitra	Y2	TP11L4	Day 2 - 7,8 Day 3 - 3,4	<u>chitra.e@ktr.srmuniv</u> <u>.ac.in</u>
Mrs.V.K.Daliya	Y3	TP9L3	Day 1 - 5,6 Day 2 - 5,6	<u>daliya.vk@ktr.srmun</u> <u>iv.ac.in</u>
Mrs.K.Suganthi	Y4	TP11L4	Day 1 - 3,4 Day 4 - 3,4	suganthi.k@ktr.srmu niv.ac.in
Dr.A.Ruhan Bevi	Y5	TP10L1	Day 1- 5,6 Day 2 - 5,6	ruhanbevi.a@ktr.srm univ.ac.in

Relationship to other courses

Pre-requisites: Digital Computer Fundamentals

Assumed knowledge: Digital Computer Fundamentals, Verilog and Programming in Keil C

Following courses: Nil

Required Text Books:

- 1. Samir Palnitkar, "Verilog HDL: A guide to Digital Design and Synthesis", 2nd edition, Pearson Education.
- 2. Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "Digital Integrated Circuits", Second Edition, Prentice-Hall.
- 3. Muhammad Ali Mazidi, Janice Gillispie Mazidi, Rolin D. McKinlay, "The 8051 Microcontroller and Embedded systems", Person Education, 2004.
- 4. Rajkamal, "Embedded Systems: Architecture, Programming and Design", Tata McGraw-Hill Education, 2008.
- 5. Lab manual; additional materials posted on SRM web.

Web Resources:

- 1. www.asic-world.com
- 2. www.keil.com/c51/

Computer usage

Modelsim is used to simulate the design and to verify the functionality.

- 1. Modelsim 5.7
- 2. Xilinx ISE 7.1
- 3. Keil C

Professional component

General	-	0%
Basic Sciences	-	0%
Engineering sciences & Technical arts	-	0%
Professional subject	-	100%

Broad area: VLSI | Embedded

Hardware Laboratory Usage

Each laboratory station is equipped with computer with the simulation software loaded. Students work individually and maintain individual laboratory notebooks and submit individual reports.

Course objectives

The objectives of this course is to	Correlates to Program Objective
To gain expertise in design and development and simulation of digital circuits with Verilog.	(3), (4)

Course Learning Outcome

This course provides the design of various digital circuits using different VLSI simulation software tools like Modelsim, Keil		Correlates to program outcome		
C and also learn the usage of different tools.		Μ	L	
 To design and simulate list of combinational and sequential digital circuits using Modelsim & Xilinx – Verilog language 	d,f	с	b,k	
 To design and simulate the operations of systems like verilog using Modelsim & Toggle, Bitwise, Delay and any Control Logic Design in 8051. 	d,f			
 To design Toggle, Bitwise, Arithmetic, Delay using Keil C. 	f			

H: high correlation, M: medium correlation, L: low correlation

Course Topics

SI.No.	Lab Experiments		
I.Design and simulate using Modelsim/Xilinx-Verilog Language			
1	Design of Logic gates		
2	Design of Binary Adders		
3	Design of Multiplexers and De-multiplexers		
4	Design of Encoders and Decoders		
5	Flip Flops		
6	Counters		
II. Design and simulate using Keil µversion - 8051			
7	Toggle a Port bit in 8051		
8	Bitwise Operators Using 8051		
9	Arithmetic Operations using 8051		
10	Delay Operators in 8051		

Evaluation methods

Attendance	-	5%
Pre-lab questions	-	10%
In-lab experiment	-	15%
Post-lab questions	-	10%
Report	-	15%
Model exam	-	20%
Final exam	-	25%

Laboratory Policies and Report Format

Reports are due at the beginning of the lab period. The reports are intended to be a complete documentation of the work done in preparation for and during the lab. The report should be complete so that someone else familiar with digital communication could use it to verify your work. The prelab and postlab report format is as follows:

1. A neat thorough prelab must be presented to your Staff Incharge at the beginning of your scheduled lab period. Lab reports should be submitted on A4 paper. Your report is a professional presentation of your work in the lab. Neatness, organization, and completeness will be rewarded. Points will be deducted for any part that is not clear.

2. In this laboratory students will work in teams of three. However, the lab reports will be written individually. Please use the following format for your lab reports.

a. Cover Page: Include your name, Subject Code, Section No., Experiment No. and Date.

b.**Objectives:** Enumerate 3 or 4 of the topics that you think the lab will teach you. DO NOT REPEAT the wording in the lab manual procedures. There should be one or two sentences per objective. Remember, you should write about what you will learn, not what you will do.

c. **Design and simulation**: This part contains all the steps required to arrive at your final stage. This should include all input and output waveforms, explanations, etc.

d. This section should also include a clear and error free program description of your design process. Simply including a circuit schematic is not sufficient.

e. **Questions**: Specific questions(Prelab and Postlab) asked in the lab should be answered here. Retype the questions presented in the lab and then formally answer them.

3. Your work must be original and prepared independently. However, if you need any guidance or have any questions or problems, please do not hesitate to approach your staff incharge during office hours. Copying any prelab/postlab will result in a grade of 0. The incident will be formally reported to the University and the students should follow the dress code in the Lab session.

4. Each laboratory exercise (simulation results) must be completed and demonstrated to your Staff In-charge in order to receive working design model credit. This is the procedure to follow:

a. **Design model works**: If the design model works during the lab (2 periods), call your staff in-charge and he/she will sign and date it. This is the end of this lab, and you will get a complete grade for this portion of the lab.

b. **Design model does not work**: If the Design model does not work, you must make use of the open times for the lab room to complete your experiment. When your design model is ready, contact your staff in-charge to set up a time when the two of you can meet to check your simulation.

5. Attendance at your regularly scheduled lab period is required. An unexpected absence will result in loss of credit for your lab. If for valid reason a student misses a lab, or makes a reasonable request in advance of the class meeting, it is permissible for the student to do the lab in

a different section later in the week if approved by the staff in-charge of both the sections. Habitually late students (i.e., students late more than 15 minutes more than once) will receive 10 point reductions in their grades for each occurrence following the first.

6.Final grade in this course will be based on laboratory assignments. All labs have an equal weight in the final grade. Grading will be based on pre-lab work, laboratory reports, post-lab and in-lab performance (i.e., completing lab, answering laboratory related questions, etc.,).The Staff In-charge will ask pertinent questions to individual members of a team at random. Labs will be graded as per the following grading policy:

Attendance	-	5%
Pre-lab questions	-	10%
In-lab experiment	-	15%
Post-lab questions	-	10%
Report	-	15%
Model exam	-	20%
Final exam	-	25%

7. **Reports Due Dates**: Reports are due one week after completion of the corresponding lab. A late lab report will have 10% of the points deducted for being one day late.

8. **Systems of Tests:** Regular laboratory class work over the full semester will carry a weightage of 75%. The remaining 25% weightage will be given by conducting an end semester practical examination for every individual student if possible or by conducting a 1 to $1\frac{1}{2}$ hours duration common written test for all students, based on all the experiment carried out in the semester.

Prepared by: S.Nivash, Assistant Professor, Department of ECE

Dated: 23.06 .2015	Revision No.: 05	Date of revision: NA

Program Educational Objectives

- (i) To prepare students to compete for a successful career in Electronics and Communication Engineering profession through global education standards.
- (ii) To enable the students to aptly apply their acquired knowledge in basic sciences and mathematics in solving Electronics and Communication Engineering problems.
- (iii) To produce skillful graduates to analyze, design and develop a system/component/ process for the required needs under the realistic constraints.
- (iv) To train the students to approach ethically any multidisciplinary engineering challenges with economic, environmental and social contexts
- (v) To create awareness among the students about the need for life long learning to succeed in their professional career as Electronics and Communication Engineers.

Program Outcomes

- a. an ability to apply knowledge of mathematics, science, and engineering
- b. an ability to design and conduct experiments, as well as to analyze and interpret data
- c. an ability to design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability
- d. an ability to function on multidisciplinary teams
- e. an ability to identify, formulate, and solve engineering problems
- f. an understanding of professional and ethical responsibility
- g. an ability to communicate effectively
- h. the broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context
- i. a recognition of the need for, and an ability to engage in life-long learning
- j. a knowledge of contemporary issues
- k. an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice.

Name of the Staff	Group	Signature
Mr.S.Nivash		
Mr.B.Srinath		
Mrs.P.Niraimathi	Ι	
Mrs.J.Subashini		
Mrs.P.Radhika		
Mrs.V.Sarada		
Mrs.E.Chitra		
Mrs.V.K.Daliya	Π	
Mrs.K.Suganthi		
Dr.A.Ruhan Bevi		

Course Co-ordinator

Professor In-charge

(Mr.S.Nivash)

(Mr.V.Natrajan)

Syllabus of VLSI & Embedded System Design Lab

		L	Т	Р	С				
CS0413	VLSI & Embedded System Design Lab	0	0	3	2				
	Total Contact Hours – 45								
	Prerequisite: Nil								
PURPOSE									
The purpose of the lab is to train the s	tudents to design to know and understand Verilog and	d desi	gn cir	cuits					
using it.									
INSTRUCTIONAL OBJECTIVES									
1.	To gain expertise in design and development and simulation of digital circuits with Verilog.								

LIST OF EXPERIMENTS

- 1. Design of Logic gates
- 2. Design of Binary Adders
- 3. Design of Multiplexers and De-multiplexers
- 4. Design of Encoders and Decoders
- 5. Flip Flops
- 6. Counters
- 7. Toggle a Port bit in 8051
- 8. Bitwise Operators Using 8051
- 9. Arithmetic Operations using 8051
- 10. Delay Operators in 8051

REFERENCES

- 6. "LAB MANUAL", Department of ECE, SRM University
- 7. Samir Palnitkar, "Verilog HDL: A guide to Digital Design and Synthesis", 2nd edition, Pearson Education.
- 8. Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "Digital Integrated Circuits", Second Edition, Prentice-Hall.
- 9. Muhammad Ali Mazidi, Janice Gillispie Mazidi, Rolin D. McKinlay, "The 8051 Microcontroller and Embedded systems", Person Education, 2004.
- 10. Rajkamal, "Embedded Systems: Architecture, Programming and Design", Tata McGraw-Hill Education, 2008.

	VLSI & Embedded System Design Lab													
Co	Course designed by Department of Electronics and Communication Engineering													
1	Student euteeme		А	b	c	d	e		f	g	h	i	j	k
1	Student outcome			Х	Х	Х			Х					Х
	Mapping	of												
2	Instructional			1	1	1			1					1
2	Objectives	with		1	1	1			1					1
	student outcome													
			Gene	ral	Basic	2		Er	ngineer	ring Scien	nces &	Prof	ession	nal
3	Category		(G)		Scier	nces (E	B)	Te	echnica	al Arts (E)	Sub	jects (P)
												Х		
			Com	mun	Signa	al		E1	aatron	ios	VLS	Eml	addad	1
4 B	Broad area	Broad area	ication		Processing			Electronics		Ι	Embedded		1	
								X			Х	Х		
5	Approval													

S.R.M University

Faculty of Engineering and Technology

Department of Electronics and Communication Engineering

Sub Code : CS 0413

Semester : VII

Sub Title : VLSI & EMBEDDED SYSTEM DESIGN LAB Course Time : Jun - Nov'15

Pre Requisite : CS0102 Digital Computer Fundamentals

Course Requisite : CS0405 VLSI Design & Embedded System

Program Outcome

b. Graduate will demonstrate the ability to identify, formulate and solve engineering problems.

c. Graduate will demonstrate the ability to design and conduct experiments, analyze and interpret data.

Experiments in VLSI Devices and Design will satisfy the program outcome b and c.

d. Graduate will demonstrate the ability to design a system, component or process as per needs and specification

Experiment 7, 8 and 9: To understand the operations of systems like Toggle, Bitwise, Delay and any Control Logic Design in 8051.

f. Graduate will demonstrate the skills to use modern engineering tools, software's and equipment to analyze problems.

Experiments in VLSI Devices and Design will satisfy the program outcome f.

k. Graduate will show the ability to participate and try to succeed in competitive examinations

To participate in placement exams of most of the software companies.

S.R.M University

Faculty of Engineering and Technology

Department of Electronics and Communication Engineering

Sub Code : CS 0413

Semester : VII

Sub Title : VLSI & EMBEDDED SYSTEM DESIGN LAB Course Time : Jun - Nov'15

Pre Requisite : CS0102 Digital Computer Fundamentals

Course Requisite : CS0405 VLSI Design & Embedded System

Instructional Objective and Program Outcome

S.No.	Instructional	Program Outcome	Experiment Details
	Objective	_	
	To gain expertise in design and development and simulation of digital circuits with Verilog.	b. Graduate will demonstrate the ability to identify, formulate and solve engineering problems.	Experiments in VLSI Devices and Design will satisfy the program outcome b and c.
		c. Graduate will demonstrate the ability to design and conduct experiments, analyze and interpret data.	
		d . Graduate will demonstrate the ability to design a system, component or process as per needs and specification	xperiment 7, 8 and 9: To understand the operations of systems like Toggle, Bitwise, Delay and any Control Logic Design in 8051.
		f. Graduate will demonstrate the skills to use modern engineering tools, software's and equipment to analyze problems.	Experiments in VLSI Devices and Design will satisfy the program outcome f.
		k. Graduate will show the ability to participate and try to succeed in competitive examinations	To participate in placement exams of most of the software companies.

S.R.M University

Faculty of Engineering and Technology

Department of Electronics and Communication Engineering

Sub Code : CS 0413

Semester : VII

Sub Title : VLSI & EMBEDDED SYSTEM DESIGN LAB Course Time : Jun - Nov'15

Pre Requisite : CS0102 Digital Computer Fundamentals

Course Requisite : CS0405 VLSI Design & Embedded System

EXPERIMENTS DETAILS

SI.No.	Lab Experiments						
I.Design	I.Design and simulate using Modelsim/Xilinx-Verilog Language						
1	Design of Logic gates						
2	Design of Binary Adders						
3	Design of Multiplexers and De-multiplexers						
4	Design of Encoders and Decoders						
5	Flip Flops						
6	Counters						
II. Desig	II. Design and simulate using Keil µversion - 8051						
7	Toggle a Port bit in 8051						
8	Bitwise Operators Using 8051						
9	Arithmetic Operations using 8051						
10	Delay Operators in 8051						

Specifications:

- HP Computer P4 Processor 2.8 GHz, 2GB RAM, 160 GB Hard Disk
- Softwares: Modelsim 5.7c, Xilinx 6.1i. QestaSim, Keil μversion 8051.

Laboratory Report Cover Sheet

SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering

CS 0413

VLSI Design & Embedded System Lab

Seventh Semester, 2015 (Odd semester)

Name	:
Register No.	:
Venue	: DSP Lab- TP9L3, Embedded Systems Lab-TP11L1, VLSI Simulation Lab- TP11L4, VLSI Design Lab- TP12L4
Title of Experiment	:

Date of Conduction :

Date of Submission

:

Particulars	Max. Marks	Marks Obtained
Pre-lab	10	
Post-lab	10	
In Lab Performance	15	
Lab Report	15	
Total	50	

REPORT VERIFICATION

Date	:
Staff Name	:
Signature	:

CS0413 VLSI AND EMBEDDED SYSTEM DESIGN LAB

Contents

List of Experiments:

SI. No	Experiments	Page. No
1	Design of Logic gates	1
2	Design of Binary Adders	8
3	Design of Multiplexers and De-multiplexers	15
4	Design of Encoders and Decoders	26
5	Flip Flops	33
6	Counters	42
7	Toggle a Port bit in 8051	46
8	Bitwise Operators Using 8051	50
9	Arithmetic Operations using 8051	53
10	Delay Operators in 8051	56

Introduction to Combinational Circuit Design

EXP:1 Design of Logic gates

1.1 Introduction

The purpose of this experiment is to simulate the behavior of several of the basic logic gates and you will connect several logic gates together to create simple digital model.

1.2 Software tools Requirement

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

```
Softwares: Modelsim - 5.7c, Xilinx - 6.1i.
```

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

- STEP 5: Type the program
- STEP 6: File -> Save -> <filename.v>
- STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

- STEP 9: View -> Signals
- STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

1.3 Logic Gates and their Properties

rl''
-1110
ЧР°
ſIJ [®]
xC 14
-[] 13
4 12
μп
10
Ч <u>р</u> е
ъЪ в
-Ъ
13
12
Ъη
] 10
Ъ
₋₽
<u> </u>
/CC 14
-4113
ـ ۲ ₁₂
브립
-15.
. <u> </u>
ר ארי
ъ –
- 13 -
12
гДı
Ч Р 9
<u> </u>

	The output is active high	Α	В	Output Q	A	7486
XOR	only if any one of the input is in active high state, Mathematically,	0	0	0	B	
		0	1	1		
	Q = A.B' + B.A'		_	_		
		1	0	1		
		1	1	0		

1.4 Pre lab Questions

- 1. What is truth table?
- 2. Which gates are called universal gates?

3. A basic 2-input logic circuit has a HIGH on one input and a LOW on the other input, and the output is HIGH. What type of logic circuit is it?

4. A logic circuit requires HIGH on all its inputs to make the output HIGH. What type of logic circuit is it?

5. Develop the truth table for a 3-input AND gate and also determine the total number of possible combinations for a 4-input AND gate.

VERILOG Program

a) AND Gate

Structural Model	Data Flow Model	BehaviouralModel
moduleandstr(x,y,z);	moduleanddf(x,y,z);	module andbeh(x,y,z);
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
and $g1(z,x,y)$;	assign z=(x&y);	reg z;
1 11		
endmodule	enamodule	always $(a)(x,y)$
		$z - x \alpha y$,
		endmodule

b) NAND Gate

Structural Model	Data Flow Model	BehaviouralModel
modulenandstr(x,y,z);	modulenanddf(x,y,z);	module nandbeh(x,y,z);
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
nand $g1(z,x,y)$;	assign $z = !(x \& y);$	reg z;
endmodule	endmodule	always @(x,y)
		z=!(x&y);
		endmodule

c) OR Gate

Structural Model	Data Flow Model	BehaviouralModel
module orstr(x,y,z);	module ordf(x,y,z);	module orbeh(x,y,z);
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
1()		
or $g_1(z,x,y)$;	assign $z=(x y);$	reg z;
endmodule	endmodule	always @(x,y)
		z=x y;
		endmodule

d) NOR Gate

Structural Model	Data Flow Model	BehaviouralModel
modulenorstr(x,y,z);	modulenordf(x,y,z);	Modulenorbeh(x,y,z);
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
nor g1(z,x,y);	assign $z = !(x y);$	reg z;
andmodula	andmodula	always @(x y)
enamodule	enamodule	always (<i>w</i> (x,y)
		z=!(x y)
		endmodule

e) XOR Gate

Structural Model	Data Flow Model	BehaviouralModel
module xorstr(x,y,z);	<pre>module xordf(x,y,z);</pre>	module xorbeh(x,y,z);
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
xor $g1(z,x,y);$	assign $z=(x^y);$	reg z;
1 11	1 11	
endmodule	endmodule	always @(x,y)
		7-×^v.
		<i>Z</i> - <i>x y</i> ,
		endmodule
		ununuuu

f) XNOR Gate

Structural Model	Data Flow Model	BehaviouralModel
modulexnorstr(x,y,z);	modulexnordf(x,y,z);	<pre>module xnorbeh(x,y,z);</pre>
inputx,y;	inputx,y;	input x,y;
output z;	output z;	output z;
xnor g1(z,x,y);	assign $z = !(x^y);$	reg z;
endmodule	endmodule	always @(x,y)
		z=!(x^y);
		endmodule

g) NOT Gate

Structural Model	Data Flow Model	BehaviouralModel
module notstr(x,z);	module notdf(x,z);	<pre>module notbeh(x,z);</pre>
input x;	input x;	input x;
output z;	output z;	output z;
not g1(z,x);	assign z= !x;	reg z;
endmodule	endmodule	always @(x)
		z=!x;
		endmodule

Out put waveforms

AND Gate:



OR Gate:

🗾 /or2/a	0			
🗾 /or2/b	1			
🗾 /or2/y	1			

NOT Gate:

📕 /not2/a 📕 /not2/y	1 0	

NOR Gate:

📕 /nor2/a	1		
📕 /nor2/b	1	 _	
📕 /nor2/y	0		

NAND Gate:

📕 /nand2/a	1		
/nand2/b	1		
/nandz/y	U		
			I I

XOR Gate:

/xor2/b 1		
🗾 /xor2/y 🛛 🛛 🖊		

1.5 Post lab Questions

- 1. What is meant by ports?
- 2. Write the different types of port modes.
- 3. What are different types of operators?
- 4. What is difference b/w <= and := operators?
- 5. What is meant by simulation?

1.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification sign.

Answer the pre-lab questions

Complete VERILOG code design for all logic gates and output signal waveforms

Answer the post-lab questions

1.7 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the logic gates to your staff in-charge:

The lab report will be graded as follows (for the 30 points):

VERILOG code for each logic gates	15 points
Output signal waveform for all logic gates and its truth table	15 points

EXP:2 Design of Binary Adders

2.1 Introduction

The purpose of this experiment is to introduce the design of simple combinational circuits, in this case half adders, half subtractors, full adders and full subtractors.

2.2 Software tools Requirement

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor - 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Modelsim - 5.7c, Xilinx - 6.1i.

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

STEP 5: Type the program

STEP 6: File -> Save -> <filename.v>

STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

STEP 9: View -> Signals

STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

2.3 Logic Diagram



Figure 2.3.1Half adder



Figure 2.3.2 Full adder



Figure 2.3.3Halfsubtractor



Figure 2.3.4 Full subtractor

2.4 Pre lab Questions

- 1. What is meant by combinational circuits?
- 2. Write the sum and carry expression for half and full adder.
- 3. Write the difference and borrow expression for half and full subtractor.
- 4. What is signal? How it is declared?
- 5. Design a one bit adder.

VERILOG Program

HALF ADDER:

Structural model	Dataflow model	Behaviouralmodel
modulehalfaddstr(sum,carry,a,b);	modulehalfadddf(sum,carry,a,b);	modulehalfaddbeh(sum,carry,a,b);
outputsum,carry;	outputsum,carry;	outputsum,carry;
inputa,b;	inputa,b;	inputa,b;
vor(gum a b):	agaign sum $= a \wedge b$:	
xor(sum,a,b),	assign sum – a – 0,	regsum,carry,
and(carry a b) [.]	assign carry=a&b	always $\mathcal{Q}(a b)^{\cdot}$
	acception of the second	u:uj = @(u,e),
endmodule	endmodule	$sum = a \wedge b;$
		carry=a&b
		endmodule

FULL ADDER:

Structural model	Dataflow model	Behaviouralmodel
module	<pre>modulefulladddf(sum,carry,a,b,c);</pre>	<pre>modulefulladdbeh(sum,carry,a,b,c);</pre>
fulladdstr(sum,carry,a,b,c);		
	outputsum,carry;	outputsum,carry;
outputsum,carry;		
	inputa,b,c;	inputa,b,c;
inputa,b,c;		
	assign sum = $a \wedge b \wedge c$;	regsum,carry;
xor g1(sum,a,b,c);		
	assign carry=(a&b) (b&c)	always @ (a,b,c)
and $g2(x,a,b)$;	(c&a);	
		$sum = a \wedge b \wedge c;$
and $g3(y,b,c)$;	endmodule	
		carry=(a&b) (b&c) (c&a);
and $g4(z,c,a)$;		
		endmodule
or g5(carry,x,z,y);		
endmodule		

HALF SUBTRACTOR:

Structural model	Dataflow Model	BehaviouralModel
modulehalfsubtstr(diff,borrow,a,b);	<pre>modulehalfsubtdf(diff,borrow,a,b);</pre>	modulehalfsubtbeh(diff,borrow,a,b);
outputdiff,borrow;	outputdiff,borrow;	outputdiff,borrow;
inputa,b;	inputa,b;	inputa,b;
xor(diff,a,b);	assign diff = $a \wedge b$;	regdiff,borrow;
and(borrow,~a,b);	assign borrow=(~a&b);	always @(a,b)
endmodule	endmodule	diff = $a \wedge b$;
		borrow=(~a&b);
		endmodule

FULL SUBTRACTOR:

Structural model	Dataflow Model	BehaviouralModel
module	<pre>modulefullsubtdf(diff,borrow,a,b,c);</pre>	modulefullsubtbeh(diff,borrow,a,b,c);
fullsubtstr(diff,borrow,a,b,c);		
	outputdiff,borrow;	outputdiff,borrow;
outputdiff,borrow;		
	inputa,b,c;	inputa,b,c;
inputa,b,c;		
	assign diff = a^b^c ;	outputdiff,borrow;
wire a0,q,r,s,t;		
pot(a0, a):	assign borrow=($\sim a \propto b$) ($\sim (a^{-}b) \propto c$);	always@(a,b,)
nou(ao,a),	andmadula	$diff = a \wedge b \wedge a$
vor(v a b)	enamodule	dill – a b c,
λοι(λ,α,υ),		$borrow = (2 a \& b) (2 (a^b) \& c)$
xor(diff x c) [.]		
nor(ani,n,e),		endmodule
and $(v.a0.b)$:		chamodale
and $(z, \sim x, c);$		
or(borrow,y,z);		
endmodule		

Output waveforms:

Half Adder:

🗾 /ha/a	0			
🗾 /ha/b	1			
🗾 /ha/sum	1			
📕 /ha/carry	0			

Half subtractor:

📕 /hs/a	1		
📕 /hs/b	1		
📕 /hs/difference	0		
🗾 /hs/borrow	0		
🗾 /hs/abar	0		

Full adder Dataflow modeling:

🗾 /fad/a	1				
🗾 /fad/b	1				
📕 /fad/c	1				
📕 /fad/sum	1				
📕 /fad/carry	1				

Full adder structural modeling:

📕 /fas/a	1				
📕 /fas/b	1				
📕 /fas/c	1				
📕 /fas/sum	1				
📕 /fas/carry	1				
📕 /fas/y1	0				
🗾 /fas/y2	1				

Full Subtractor Dataflow modeling:

📕 /fsd/a	1				
📕 /fsd/b	1				
📕 /fsd/c	1				
📕 /fsd/difference	1				
📕 /fsd/borrow	1				
📕 /fsd/abar	0				
🗾 /fsd/bbar	0				

2.5 **Post lab Questions**

- 1. What are the signal assignment statements?
- 2. What are the concurrent statements?
- 3. Write short notes on: a) Process statement b) Block statement
- 4. Write about sequential statements.

5. What is the difference b/w high impedance state of the signal (Z) and unknown state of the signal(X).

2.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification sign.

Answer the pre-lab questions

Complete VERILOG code design for all logic gates and output signal waveforms

Answer the post-lab questions

2.7 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the logic gates to your staff in-charge

The lab report will be graded as follows (for the 30 points):

VERILOG code for each experiments	15 points
Output signal waveform for all experiments and its truth table	15 points

EXP:3 Design of Multiplexers and Demultiplexers

3.1 Introduction

The purpose of this experiment is to write and simulate a VERILOG program for Multiplexers and Demultiplexers.

3.2 Software tools Requirement:

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Modelsim - 5.7c, Xilinx - 6.1i.

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

STEP 5: Type the program

STEP 6: File -> Save -> <filename.v>

STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

STEP 9: View -> Signals

STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

3.3 Logic Diagram



s1	s0	Y
0	0 1	10 11
1	0	12
1	1	13

Function Table



Figure 3.3.2 1:4 Demux Symbol

Logic Diagram



Figure 3.3.3 2:1 Multiplexer

S1	SO	FO	F1	2	F3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

Function Table



Figure 3.3.4 4:1 Multiplexer

3.4 **Pre lab Questions**

- 1. Define mux and demux.
- 2. Write their applications.
- What is the relationship b/w input lines and select lines.
 Design 4:1 mux and 1:4 demux.
 Write brief notes on case statement.

VERILOG Program

Multiplexers 2:1 MUX

Structural Model	Dataflow Model	BehaviouralModel	
module mux21str(i0,i1,s,y);	<pre>module mux21df(i0,i1,s,y);</pre>	<pre>module mux21beh(i0,i1,s,y);</pre>	
input i0,i1,s;	input i0,i1,s;	input i0,i1,s;	
output y;	output y;	output y;	
wire net1,net2,net3;	assign y =(i0&(~s)) (i1&s);	reg y;	
not g1(net1,s);	endmodule	always@(i0,i1)	
and g2(net2,i1,s);		begin	
and g3(net3,i0,net1);		if(s==0) y=i1;	
or g4(y,net3,net2);		if(s==1)y=i0;	
endmodule		end	
		endmodule	

4:1 MUX

Structural Model	Dataflow Model	BehaviouralModel
module	module	module mux41beh(in,s,y);
mux41str(i0,i1,i2,i3,s0,s1,y);	mux41df(i0,i1,i2,i3,s0,s1,y);	output y ;
input i0,i1,i2,i3,s0,s1;		input [3:0] in ;
	input i0,i1,i2,i3,s0,s1;	input [1:0] s ;
wire a,b,c,d;		reg v:
	output y;	always @ (in.s)
output y;		begin
and $a_1(a; 0; a_0; a_1)$:	assign $x = ((0) \Re(-(a)) \Re(-(a1)))$	if $(s[0]==0\&s[1]==0)$
and g1(a,10,50,51),	$y = ((10 \propto (\sim (S0)) \propto (\sim (S1))))$	v = in[3]:
and $g_2(h i1 (\sim s_1)) s_1)$:	$(i1\&(\sim(s0))\&s1)$	else if $(s[0]==0\&s[1]==1)$
and g2(0,11,(-30),31),		v = in[2]
and $g_3(c_i 2_s s_0.(\sim s_1))$:	$ (i2\&s0\&(\sim(s1))) $	$y = \frac{1}{2}$
		v = in[1]
and $g4(d,i3,(\sim s0),(\sim s1));$	(i3&s0&s1);	y = m[r],
		y = in[0]
or(y,a,b,c,d);	endmodule	y = III[0],
endmodule		enamodule
Logic Diagram



Figure 3.3.5 8:1 Multiplexer

VERILOG Program

8:1 MUX

Structural Model	Dataflow Model	BehaviouralModel
modulemux81str(i0,i1,i2,i3,i4,i5,i6,i7,s	modulemux81df(y,i,s)	modulemux81beh(s,i0,i1,i2,i3,i4,i5
0,s1,s2,y);	· ,	,i6,i7,y);
input i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2;	output y;	input [2:0] s;
wire a,b,c,d,e,f,g,h;	input [7:0] i;	input i0,i1,i2,i3,i4,i5,i6,i7;
output y;	input [2:0] s;	regy;
and $a_1(a; 7; a_0; a_1; a_2)$.	wire gol:	always@(i0,i1,i2,i3,i4,i5,i6,i7,s) be
and g1(a,17,50,51,52),	whe set,	gin
and g2(b,i6,(~s0),s1,s2);	assign	case(s) begin
and $g_3(c i 5 s_0 (\sim s_1) s_2)$.	se1=(s[2]*4) (s[1]*2) (s[0]);	3'd0:MUX_OUT=i0;
		3'd1:MUX_OUT=i1;
and g4(d,i4,(~s0),(~s1),s2);	assign y=i[se1];	3'd2:MUX_OUT=i2;
and g5(e,i3,s0,s1,(~s2));	endmodule	3'd3:MUX_OUT=i3;
		3'd4:MUX_OUT=i4;
and g6(1,12,(~s0),s1,(~s2));		3'd5:MUX_OUT=i5;
and g7(g,i1,s0,(~s1),(s2));		3'd6:MUX_OUT=i6;
and $g8(h i0 (\sim s0) (\sim s1) (\sim s2))$.		3'd7:MUX_OUT=i7;
		endcase
or(y,a,b,c,d,e,f,g,h);		end
endmodule		endmodule

Logic Diagram



Figure 3.3.6 1:4 Demultiplexer



Figure 3.3.7 1:8 Demultiplexer

VERILOG Program

1:4 DEMUX

Structural Model	Dataflow Model	BehaviouralModel
module	module demux14df(module demux14beh(
demux14str(in,d0,d1,d2,d3,s0,s1);	in,d0,d1,d2,d3,s0,s1);	din,sel,dout);
output d0,d1,d2,d3;	output d0,d1,d2,3;	output [3:0] dout ; reg [3:0] dout :
input in s0 s1.	input in,s0,s1;	input din ;
input in,50,51,	assign $s0 = in \& (\sim s0) \& (\sim s1);$	wire din ;
and g1(d0,in,s0,s1);	assign $d1 = in \& (\sim s0) \& s1;$	input [1:0] sel ;
and $\sigma^{2}(d1 \text{ in } (\sim s0) s1)^{-1}$	assign d2= in & s0 & (~s1);	wire [1:0] sel ; always @ (din or sel) begin
und <u>B2</u> (u1, in, (50), 51),	assign $d3 = in \& s0 \& s1;$	case (sel)
and g3(d2,in,s0,(~s1));	endmodule	$0: dout = {din,3'b000};$
	chambaulo	$1: dout = \{1'b0, din, 2'b00\};$
and $g4(d3,in,(\sim s0),(\sim s1));$		$2: dout = \{2'b00, din, 1'b0\};$
endmodule		default : dout = $\{3'b000, din\};$
chambaare		endcase
		and
		endmodule

1:8 DEMUX

Structural Model	Dataflow Model	BehaviouralModel
module	module	module demux18beh(i,
demux18str(in,s0,s1,s2,d0,d1,d2	demux18df(in,s0,s1,s2,i0,d1,d2,d3,d4,d5	sel, y);
,d3,d4,d5,d6,d7);	,d6,d7);	•
input in s0 s1 s2:	input in c0 c1 c2:	input i;
mput m, s0, s1, s2,	mput m,s0,s1,s2,	innut [2:0] sel:
output d0 d1 d2 d3 d4 d5 d6 d7 \cdot	output d0 d1 d2 d3 d4 d5 d6 d7 [.]	input [2.0] sei,
output uo,u1,u2,u5,u1,u5,u0,u7,	output uo,u1,u2,u3,u1,u3,u0,u7,	output [7 :0] v :
and g1(d0,in,s0,s1,s2);	assign d0 = in & s0 & s1 & s2;	
		reg [7:0] y;
and g2(d1,in,(~s0),s1,s2);	assign d1 = in & (~s0) & s1 & s2;	
		always@(i,sel)
and g3(d2,in,s0,(~s1),s2);	assign $d2 = in \& s0 \& (\sim s1) \& s2;$	
		begin
and g4(d3,1n,(~s0),(~s1),s2);	assign $d3 = \ln \& (\sim s0) \& (\sim s1) \& s2;$	
and $\sigma_5(d4 \text{ in s}0 \text{ s}1 (\sim \text{s}2))$.	assign $d4 = in \& s0 \& s1 \& (\sim s^2)$	y–8 d0,
und go(d 1,111,50,51,(-52)),	assign a + m a so a si a (s2),	case(sel)
and $g6(d5,in,(\sim s0),s1,(\sim s2));$	assign $d5 = in \& (\sim s0) \& s1 \& (\sim s2);$	
	5	3'd0:y[0]=i;
and g7(d6,in,s0,(~s1),(~s2));	assign d6 = in & s0 & (~s1) & (~s2);	
		3'd1:y[1]=i;
and g8(d7,in,(~s0),(~s1),(~s2));	assign $d7 = in \& (\sim s0) \& (\sim s1) \& (\sim s2);$	
1 1 1	1 11	3'd2:y[2]=i;
endmodule	endmodule	21.12[2]
		3°d3:y[3]=1;
		$3'dA \cdot v[A] = i$
		5 u 1.y[1] 1,
		3'd5:y[5]=i;
		3'd6:y[6]=i;
		default:y[7]=i;
		CHUCASE
		end
		endmodule

Output Wave forms:

2 X 1 MUX:

🗾 /mux2_d/a	0	
🗾 /mux2_d/b	1	
📕 /mux2_d/s	1	
🗾 /mux2_d/y	1	

4 X 1 MUX DATAFLOW MODELING

📕 /mux4_s/a	1				
🗾 /mux4_s/b	0				
📕 /mux4_s/c	1				
📕 /mux4_s/d	1				
⊞– <mark>,</mark> /mux4_s/s	11	00	01	10	11
📕 /mux4_s/y	1				
📕 /mux4_s/y1	0				

4 X 1 MUX STRUCTURAL MODELING

·⊞– <mark>≓</mark> /mux4s/s	11	Ō	0	.01	(10	11
🗾 /mux4s/a	0					
🗾 /mux4s/b	0					
🗾 /mux4s/c	0					
🗾 /mux4s/d	1					
📕 /mux4s/y	1					
🗾 /mux4s/s1	0					

MUX 8:1 Using 4:1 & 2:1

	11	00	(01	10	11	00	01	10	11
📕 /mux8to1/sel3	1								
⊞– <mark>,</mark> /mux8to1/ip	10101010	10101010							
🗾 /mux8to1/yo	0								
📕 /mux8to1/s1	0								
📕 /mux8to1/s2	0								

1 TO 4 DEMUX BEHAVIOURAL MODELING

🗾 /demux4_b/a	1				
⊕ –_ /demux4_b/s	11	00	01	10	(11
⊞– <mark>,</mark> /demux4_b/y	0001	1000	0100	0010	0001

3.5 Post Lab questions

1. Implement the function $f(A,B,C)=\Sigma m(0,1,3,5,7)$ by using Mux.

- 2. Write the VERILOG code for the above design
- 3. Write the VERILOG code for full subtractor using Demux.

3.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification sign.

Answer the pre-lab questions

Complete VERILOG code design for all logic gates and output signal waveforms

Answer the post-lab questions

3.7 Grading

Pre-lab Work	20 points
--------------	-----------

Lab Performance	30 points
	Jo points

Post-lab Work 20 points

Lab report 30 points

For the lab performance - at a minimum, demonstrate the operation of all the logic gates to your staff in-charge

The lab report will be graded as follows (for the 30 points):

VERILOG code for each experiments	15 points
Output signal waveform for all experiments and its truth table	15 points

EXP:4 Design of Encoders and Decoders

4.1 Introduction

The purpose of this experiment is to introduce you to the basics of Encoders and Decoders. In this lab, you have to implement Priority Encoder and the Boolean function using Decoders.

4.2 Software tools Requirement

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Modelsim - 5.7c, Xilinx - 6.1i.

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

STEP 5: Type the program

STEP 6: File -> Save -> <filename.v>

STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

STEP 9: View -> Signals

STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

4.3 Logic Diagram



Figure 4.3.1

4-to-2 bit Encoder



Figure 4.3.22-to-4 Binary Decoders

4.4 Pre lab Questions

- 1. What is difference b/w encoder and data selector?
- 2. What is the difference b/w decoder and data distributor?
- 3. Give the applications of encoder and decoder.
- 4. Write short notes on "with select" statement.
- 5. What are the different logic state systems in Verilog?

Logic Diagram





45

VERILOG Program

8:3 Encoder

Structural Model	Data Flow Model	BehaviouralModel
Module	Module	module enc83beh (din,a,b,c);
enc83str(d0,d1,d2,d3,d4,d5,d	enc83df(d0,d1,d2,d3,d4,d5,d6,	
6,d/,q0,q1,q2);	d/,q0,q1,q2);	input [0:7]din;
Input	Input d0.d1.d2.d3.d4.d5.d6.d7:	outputa h.c.
d0,d1,d2,d3,d4,d5,d6,d7;	r	outputa,o,o,
	Output q0,q1,q2;	rega,b,c;
Output q0,q1,q2;	$A_{aa} = a_{a} - d_{1} d_{2} d_{5} d_{7}$	
Or g1(a0 d1 d3 d5 d7).	Assign $q0-a1 a3 a3 a7$;	always@(din)
01 51 (40, 41, 45, 45, 47),	Assign $q1=d2 d3 d6 d7$;	case(din)
Or g2(q1,d2,d3,d6,d7);		
	Assign $q2=d4 d5 d6 d7;$	8'b10000000:begin
Or $g^{3}(q^{2}, d^{4}, d^{5}, d^{6}, d^{7});$	Endmodulo	a=1'b0;b=1'b0,c=1'b0;end
Endmodule	Endmodule	8'b01000000;begin
		a=1'b0;b=1'b0;c=1'b1;end
		8'b00100000:begin
		a=1'b0;b=1'b1;c=1'b0;end
		8'b00010000:begin
		a=1'b0;b=1'b1;c=1'b1;end
		8'b10001000:begin a=1'b1:b=1'b0.c=1'b0:end
		8'b10000100:begin
		a=1'b1;b=1'b0,c=1'b1;end
		8'h10000010 hagin
		a=1'b1:b=1'b1.c=1'b0:end
		8'b10000001:begin
		a=1'b1;b=1'b1,c=1'b1;end
		endcase
		endmodule

Logic Diagram



Figure 4.3.4

3:8 Decoder

VERILOG Program

3:8 Decoder

Structural Model	Data Flow Model	BehaviouralModel
module decoder38str(z0,z1,z2,z3,z4,z5,z	module decoder38df(z,a0,a1,a2);	module decoder38beh(s el,out1);
6,z/,a0,a1,a2);	output [7:0] z;	
output z0,z1,z2,z3,z4,z5,z6,z7;	input a0,a1,a2;	input [2:0] sel; outputreg [7:0] out1;
input a0,a1,a2;		always @(sel out1)
not (s0,a0);	$\operatorname{assign} z[0] = -a0 \& -a1 \& -a2;$	case (sel)
not (s1,a1);	assign $z[1] = -a0\& -a1\& a2;$	3'b000 : out1 = 8'b0000001;
not (s2,a2);	assign z[2] = ~a0& a1& ~a2;	3'b001 : out1 = 8'b0000010;
and (z0,s0,s1,s2);	$2 \cos(2\pi) = 2 \cos(2\pi) \sin(2\pi) \sin(2\pi)$	3'b010 : out1 = 8'b00000100:
and (z1,a0,s1,s2);	$assign \mathbb{Z}[5] = abd and area az,$	3'b011 : out1 =
and (z2.s0.a1.s2):	assign $z[4] = a0\& \sim a1\& \sim a2;$	3'b100 : out1 =
and $z_{3}^{2} = 0 = 1 + 2$	assign z[5] = a0& ~a1& a2;	8'b00010000; 3'b101 : out1 =
and (=4, a0, a1, a2);	$assign z[6] = a0\& a1\& \sim a2;$	8'b00100000; 3'b110 · out1 =
and (24,80,81,a2),		8'b01000000;
and (z5,a0,s1,a2);	$\operatorname{assign} \mathbf{z}[7] = a0\& a1\& a2;$	8'b10000000;
and (z6,s0,a1,a2);	endmodule	endcase
and (z7,a0,a1,a2);		endmodule
endmodule		

Output Wave forms:



ENCODER 8:3 Data Flow Modeling

⊕ -, /encoder8to3b/d	01000000								0000000	1	
📕 /encoder8to3b/e	1										
⊕– <mark>, /</mark> encoder8to3b/y	000		00	001	010	(011)	(100)	101	110		
⊕– /encoder8to3b/z	001	000	00	010	011	100	101	110	111		101

ENCODER 8:3 Behavioral Modeling

⊕–_ <mark>_</mark> /encoder8to3s/d	00110001									T	
⊕– <mark>,</mark> /encoder8to3s/y	111	000	001	010	011	100	(101)	110	111	ᅼ	
📕 /encoder8to3s/u1/a	0										
📕 /encoder8to3s/u1/b	0										
📕 /encoder8to3s/u1/c	0										
🗾 /encoder8to3s/u1/d	1									Ť	
📕 /encoder8to3s/u1/y	1									Ť	

ENCODER 8:3 Structural Modeling

📕 /decoder2to4s/a	1				
📕 /decoder2to4s/b	1				
📕 /decoder2to4s/c	1				
⊞– <mark>,</mark> /decoder2to4s/y	1000	0001	0010	0100	1000
📕 /decoder2to4s/abar	0				
📕 /decoder2to4s/bbar	0				
📕 /decoder2to4s/u1/a	0				

DECODER 2:4 Structural Modeling



DECODER 3:8 Structural Modeling

4.5 **Post Lab questions**

- 1. Implement full adder by using suitable decoder.
- 2. Write the VERILOG code for the above design
- 3. Write the VERILOG code for 3 bit Gray to binary code converter.
- 4. Write short notes on "test bench" with examples.

4.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification sign.

Answer the pre-lab questions

Complete VERILOG code design for all logic gates and output signal waveforms

Answer the post-lab questions

4.7 Grading

Pre-lab Work	20 points
--------------	-----------

Lab Performance 30 points

Post-lab Work20 pointsLab report30 points

For the lab performance - at a minimum, demonstrate the operation of all the logic gates to your staff in-charge

The lab report will be graded as follows (for the 30 points):

VERILOG code for each experiments	15 points
Output signal waveform for all experiments and its truth table	15 point

EXP 5: Flip Flops

5.1 Introduction

The purpose of this experiment is to introduce you to the basics of flip-flops. In this lab, you will test the behavior of several flip-flops and you will connect several logic gates together to create simple sequential circuits.

5.2 Software tools Requirement

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Modelsim - 5.7c, Xilinx - 6.1i.

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

STEP 5: Type the program

STEP 6: File -> Save -> <filename.v>

STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

STEP 9: View -> Signals

STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

5.3 Flip-Flops Logic diagram and their properties

Flip-flops are synchronous bitable devices. The term synchronous means the output changes state only when the clock input is triggered. That is, changes in the output occur in synchronization with the clock.

A flip-flop circuit has two outputs, one for the normal value and one for the complement value of the stored bit. Since memory elements in sequential circuits are usually flip-flops, it is worth summarizing the behavior of various flip-flop types before proceeding further.

All flip-flops can be divided into four basic types: SR, JK, D and T. They differ in the number of inputs and in the response invoked by different value of input signals. The four types of flip-flops are defined in the Table 5.1. Each of these flip-flops can be uniquely described by its graphical symbol, its characteristic table, its characteristic equation or excitation table. All flip-flops have output signals Q and Q'.

Flip- Flop Name	Flip-Flop Symbol	Characteristic Table	Characteristic Equation	Excitation Table
SR	SQ >CIk RQ'	S R Q(next) 0 0 Q 0 1 0 1 0 1 1 1 ?	Q(next) = S + R'Q $SR = 0$	Q Q(next) S R 0 0 0 X 0 1 1 0 1 0 0 1 1 X 0 0
JK	J Q >сік — к Q'	J K Q(next) 0 0 Q 0 1 0 1 0 1 1 1 Q'	Q(next) = JQ' + K'Q	Q Q(next) J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0
D	D Q >CIk Q'	D Q(next) 0 0 1 1	Q(next) = D	Q Q(next) D 0 0 0 0 1 1 1 0 0 1 1 1
Т	— T Q — >Cik — Q'	T Q(next) 0 Q 1 Q'	Q(next) = TQ' + T'Q	Q Q(next) T 0 0 0 0 1 1 1 0 1 1 1 0

Table 5.3Flip-flops and their properties



Figure 5.3.1 D- Flip Flop



Figure 5.3 .2 JK Flip Flop



Figure 5.3.3 T Flip Flop



Figure 5.3.4 T Flip Flop

5.4 Pre-lab Questions

- 1. Describe the main difference between a gated S-R latch and an edge-triggered S-R flip-flop.
- 2. How does a JK flip-flop differ from an SR flip-flop in its basic operation?
- 3. Describe the basic difference between pulse-triggered and edge-triggered flip-flops.
- 4. What is use of characteristic and excitation table?
- 5. What are synchronous and asynchronous circuits?
- 6. How many flip flops due you require storing the data 1101?

S-R Flip Flop

<u>Dataflow Modelling</u> <u>Modelling</u>	Structural Modelling	<u>Behavioral</u>
<pre>modulesr_df (s, r, q, q_n);</pre>	<pre>module sr_st(s,r,q,q_n);</pre>	<pre>module sr_beh(s,r,q,q_n);</pre>
input s, r;	input s, r;	input s, r;
output q, q_n;	output q, q_n;	output q, q_n;
assignq_n = \sim (s q);	or g1(q_n,~s,~q);	regq, q_n;
assign $q = \sim (r q_n);$	or g2(q,~r,~q_n);	always@(s,r)
endmodule	endmodule	begin
		$\mathbf{q},\mathbf{n}=\sim(\mathbf{s} \mathbf{q});$

assign $q = (r | q_n);$

endmodule

<u>T</u> Flip Flop

<u>Behavioral Modelling</u>	Structural Modelling	Dataflow Modelling
module t_beh(q,q1,t,c);	<pre>module t_st(q,q1,t,c);</pre>	module t_df(q,q,1,t,c);
output q,q1;	output q,q1;	output q,q1;
inputt,c;	input t,c;	input t,c;
reg q,q1;	wire w1,w2;	and g1(w1,t,c,q);
initial	assign w1=t&c&q	and g2(w2,t,c,q1);
begin	assign w2=t&c&q1	nor g3(q,w1,q1);
q=1'b1;	assign q=~(w1 q1);	nor g4(q1,w2,q);
q1=1'b0;	assign $q1 = (w2 q);$	endmodule
end always @ (c)	endmodule	
begin		
if(c)		
begin		
if (t==1'b0) begin q=q;	q1=q1; end	
else begin q=~q; q1=~	q1; end	
end		
end		
endmodule		

<u>D Flip Flop</u>

Behavioral Modelling	Dataflow Modelling	Structural Modelling
Module dff_async_reset(data, clk,	<pre>module dff_df(d,c,q,q1);</pre>	<pre>module dff_df(d,c,q,q1);</pre>
reset, , , , ,	input d,c;	input d,c;
input data, clk, reset ; output q;	output q,q1;	output q,q1;
always @ (posedgeclk or negedge reset)	assign w1=d&c	and g1(w1,d,c);
if (~reset) begin	assign w2=~d&c	and g2(w2,~d,c);
q <= 1'b0;	q=~(w1 q1);	nor g3(q,w1,q1);
end	q1=~(w2 q);	nor g4(q1,w2,q);
else begin	endmodule	endmodule
q <= data;		
end		
endmodule		

<u>JK Flip Flop</u>

Behavioral Modelling	Dataflow Modelling	Structural Modelling
module jk(q,q1,j,k,c);	<pre>module jkflip_df (j,k,q,qn);</pre>	<pre>module jkflip_st(j,k,q,qn);</pre>
output q,q1;		
input j,k,c;	input j,k,q;	input j,k,q;
reg q,q1;	output an:	output an:
initial begin $q=1'b0$; $q1=1'b1$; end	output qu,	output qu,
always @ (posedge c)	wire w1,w2;	and $g1(w1,j,\sim q)$;
case(<i>lik</i>)		
$\{1'h0, 1'h0\}$ begin	assign w1=~q;	and $g2(w2, k, q);$
q=q; q1=q1; end	assion w?=~k·	or $\sigma^{3}(an w1 w2)$.
{1'b0,1'b1}: begin		or <u>g</u> ₂ (q ₁ , , , , , , , 2),
q=1'b0; q1=1'b1; end	assign qn=(j & w1 w2 &	endmodule
{1'b1,1'b0}:begin	q);	
q=1'b1; q1=1'b0; end	an day a dayla	
{1'b1,1'b1}: begin	enamodule	
q = -q; q1 = -q1; end		
endcase		
end		
endmodule		

Output Waveforms :

SR flip flop



JK flip flop



D flip flop

♥ /dff/d ♥ /dff/clk ♥ /dff/q ♥ /dff/qbar	1 1 1 0	
, van qua		

T flip flop

📕 /tff/t	1	
🗾 /tff/clk	1	
🗾 /tff/g	0	
🗾 /tff/qbar	1	

5.5 Post lab

1. Discuss the application of flip-flops in data storage.

2. Draw the logic diagram of Master Slave JK flip-flop.

3. A flip-flop is presently in the RESET state and must go to the SET state on the next clock pulse. What must J and K be?

4. What do you know about clk and clk event in VERILOG?

5. Convert the following.

a. JK to T f/f

b. SR to D

6. Write the VERILOG code for question no 5.

5.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

5.7 Grading

Pre-lab Work	20 points
Lab Performance	30 points

Post-lab Work 20 points

Lab report 30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):

VERILOG code for each experiments	15 points
Output signal waveform for all experiments and its truth table	15 points

EXP 6: Counters

6.1 Introduction

The purpose of this experiment is to introduce the design of Synchronous Counters. The student should also be able to design n-bit up/down Counter.

6.2 Software tools Requirement

Equipments:

Computer with Modelsim Software

Specifications:

HP Computer P4 Processor - 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Modelsim - 5.7c, Xilinx - 6.1i.

Algorithm

STEP 1: Open ModelSim XE II / Starter 5.7C

STEP 2: File -> Change directory -> D:\<register number>

STEP 3: File -> New Library -> ok

STEP 4: File -> New Source -> Verilog

STEP 5: Type the program

STEP 6: File -> Save -> <filename.v>

STEP 7: Compile the program

STEP 8: Simulate -> expand work -> select file -> ok

STEP 9: View -> Signals

STEP 10: Select values -> Edit -> Force -> input values

STEP 11: Add -> Wave -> Selected signals -> Run

STEP 12: Change input values and run again

6.3 Logic Diagram



Figure 6.3.1 Updown Counter

6.4 Pre Lab questions

- 1. How does synchronous counter differ from asynchronous counter?
- 2. How many flip-flops do you require to design Mod-6 counter.
- 3. What are the different types of counters?
- 4. What are the different types of shift registers?
- 5. How many f/fs are needed for n-bit counter?
- 6. What is meant by universal shift register?

VERILOG Program

Up Down Counter

moduleupdown(out,clk,reset,updown);

output [3:0]out;

inputclk,reset,updown;

reg [3:0]out;

always @(posedgeclk)

if(reset) begin

out<= 4'b0;

end else if(updown) begin

out<=out+1;

end else begin

out<=out-1;

end

endmodule

Output Waveform:

UP COUNTER

	0000	0000															
📕 /updowncounter/load	0																
🗾 📕 /updowncounter/en	1																
🗾 /updowncounter/clk	1																
📕 /updowncounter/m	0																
⊕- /updowncounter/cout	0000	0000	0001	0010	0011	0100	0101	0110	0111	1000	(1001	1010	1011	1100	1101	1110	1111
⊡—_ /updowncounter/z	0000	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11111

DOWN COUNTER

	1111	1111															
📕 /updowncounter/load	0																
📕 /updowncounter/en	1																
📕 /updowncounter/clk	1																
🗾 /updowncounter/m	1																
⊕ /updowncounter/cout	1111	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001	(0000)
⊕ /updowncounter/z	1111	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001	(0000

6.5 **Post Lab questions**

- 1. Write the use of enable and reset signal.
- 2. What are the different types of shift registers?
- 3. How many f/fs are needed for n-bit counter?
- 4. What is the function of generic statement?
- 5. Design mod-6 counter using d flf and write the VERILOG code.

6.6 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the Lab

Report Requirements document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

6.7 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):

VERILOG code for each experiments	15 points
Output signal waveform for all experiments and its truth table	15 points

EXP 7: Toggle a Port bit in 8051

7.1 Introduction

The purpose of this experiment is to Toggle a Port bit in 8051. The student should also be able to control Port Pin in 8051.

7.2 Software tools Requirement

Equipments:

Computer with Keil µversion II Software

Specifications: HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Keil µversion II

7.3 Pin Description of 8051



7.4 Pre lab questions

1. Write an 8051 C program to toggle bits of P1 continuously forever with some delay.

- 2. What is the use of Watchdog timer?
- 3. What is sbit, sbyte?
- 4. What is DPTR?
- 5. What is Power ON Reset?

7.5 Embedded C Program

#include<reg51.h>

sbit Mybit=P1^0;

void main()

{

while(1)

```
{
```

unsigned int z;

Mybit=0;

```
for(z=0;z<=5000;z++);
```

Mybit=1;

```
for(z=0;z<=5000;z++);
```

}

}



7.6 Post lab:

 A door sensor is connected to the P1.1 pin, and a buzzer is connected to P1.7. Write an 8051 C program to monitor the door sensor, and when it opens, sound the buzzer. You can sound the buzzer by sending a square wave of a few hundred Hz.
 Write an 8051 C program to get the status of bit P1.0, save it, and

send it to P2.7 continuously.

7.7 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

7.8 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):

Embedded C code for each experiments	15 points
Output signal for all experiments and its model calculation	15 points

EXP 8: Bitwise Operators Using 8051

8.1 Introduction

The purpose of this experiment is to implement bitwise operators using 8051. The student should also be able to implement Logical Operations in 8051.

8.2 Software tools Requirement

Equipments:

Computer with Keil µversion II Software

Specifications: HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Keil µversion II

8.3 Pin Description of 8051



8.4 Pre lab questions

- 1. What are the advantages of using Bitwise operations ?
- 2. Which bitwise operator is suitable for turning off a particular bit in a number?
- 3. Which bitwise operator is suitable for checking whether a particular bit is on or off?

8.5 Embedded C Program

#include<reg51.h>

void main()

{

unsigned int z;

P0=0x35&0x04;

P1=0x35|0x04;

P2=0x35^0x04;

P3=~0x04;

for(z=0;z<=50000;z++);

P0=0x35>>0x04;

P1=0x35<<0x04;

}



8.6 Post lab:

- 1. Which bitwise operator is suitable for turning on a particular bit in a number?.
- 2. Write the Embedded C Program for Bit Operations.

8.7 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

8.8 Grading

Pre-lab Work 20 points

Lab Performance 30 points

Post-lab Work 20 points

Lab report 30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):

Embedded C code for each experiments	15 points
Output signal for all experiments and its model calculation	15 points

EXP 9: Arithmetic Operations using 8051

9.1 Introduction

The purpose of this experiment is to implement Arithmetic Operations in 8051. The student should also be able to implement Logical Operations in 8051.

9.2 Software tools Requirement

Equipments:

Computer with Keil µversion II

Software Specifications: HP Computer P4 Processor - 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Keil µversion II

9.3 Pin Description of 8051



9.4 Pre lab questions

- 1. What are the basic units of a microprocessor ?
- 2. List the features of 8051.
- 3. What are the types of serial communication ?
- 4. Define Program Counter.

9.5 Embedded C Program

```
#include<reg51.h>
```

void main()

```
{
int a,b,c;
while(1)
{
a=P0;
b=P1;c=P2;
switch(c)
{
```
case 0X00: P3=a+b; break; case 0x01: P3=a-b; break; case 0x02: 3=a*b; break; case 0x03: P3=a*a; break; }

```
}
```

9.6 **Postlab:**

1. List the various registers used in 8051.

2. What is program status word.

3. Define stack pointer.

9.7 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

9.8 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):

Embedded C code for each experiments	15 points
Output signal for all experiments and its model calculation	15 points

EXP 10: Delay Operators in 8051

10.1 Introduction

The purpose of this experiment is to introduce delay operators 8051. The student should also be able to write ISR for various Interrupts in 8051.

10.2 Software tools Requirement

Equipments:

Computer with Keil µversion II Software

Specifications:

HP Computer P4 Processor - 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Keil µversion II

10.3 Pin Description of 8051



10.4 Pre lab questions

1. Write an 8051 C program to gets a single bit of data from P1.7 and sends it to P1.0.

2. What is ISR?

3. Name the two ways to access Interrupts?

4. What is Power ON Reset?

10.5 Embedded C Program

#include<reg51.h>

```
void todelay(void)
```

{

TMOD=0x01;

TL0=0x08;

```
TR0=1;
```

TH0=0xEF;

}

void main()

{

while(1)

{

P1=0xAA;

todelay();

}

}

🦞 p1 - μVision3	- [D:\ssss\delay.	리
🖹 Eile Edit Vi	ew <u>P</u> roject <u>D</u> e	bug Fl <u>a</u> sh Pe <u>r</u> ipherals <u>T</u> ools <u>S</u> VCS <u>W</u> indow <u>H</u> elp
· 111111 🚔 🔒 🕼	X 🖻 🛍	♀♀ 律律 & % % % % [● ● ● ● ● ● ● ● ● ● ● ● ● ● ●
	പൈവം എ.⇒	
🛛 RST 💷 🥸		8 ♀ ₩ ₩ ₩ ₩ ♥ ♥ □ Ε ₩ ₩ //
Project workspace	* x	01 #include <reg51.h></reg51.h>
Register	Value	
Regs	0.00	Parallel Port 1
r0	0x00	05 TL0=0x08;
2	0x00	06 TR0=1; P1: 0x4A / Bits U
	0x00	07 THO=OxEF;
r4	0x00	
r5	0x00	09 void main()
r6	0x00	
r7	0x00	while (⊥)
l ⊡ ····· Sys	0.00	$ 12 \rangle \langle 1 \rangle$ $ - 12 \rangle 12 0 \rangle 12 $
а	0x00	14 todelay():
D	0x00	15 }
sp max	0x07	
dotr	0x0000	
PC \$	C:0x08	
states	389	
sec	0.0003	
±psw	0x00	

10.6 Postlab:

1. Compare Microprocessor and Microcontroller.

- 2. What are the basic units of a microcontroller.?
- 3. Define instruction set.

10.7 Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab

Report Requirements" document available on the class web page. Be sure to include the following items in your lab report:

Lab cover sheet with staff verification for circuit diagram

Answer the pre-lab questions

Complete paper design for all three designs including K-maps and minimized equations and the truth table for each of the output signals.

Answer the post-lab questions

10.8 Grading

Pre-lab Work	20 points
Lab Performance	30 points
Post-lab Work	20 points
Lab report	30 points

For the lab performance - at a minimum, demonstrate the operation of all the circuits to your staff incharge

The lab report will be graded as follows (for the 30 points):		
Embedded C code for each experiments	15 points	
Output signal for all experiments and its model calculation	15 points	