

## W78C154



# 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The W78C154 is an single-chip 8-bit microcontroller that is functionally compatible with the standard 80C52 microcontroller series. Like the W78C52, the W78C154 has the following features (except that it has 16K bytes of on-chip ROM, and P1.6 and P1.7 are open-drain output. *See Page 12 Application Note.*) 256 bytes of on-chip scratchpad RAM, four 8-bit bidirectional parallel ports, three 16-bit timer/counters, one full duplex serial port, a six-source two-level interrupt structure, an on-chip oscillator and clock circuitry.

The W78C154 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

## FEATURES


- 8-bit CMOS microcontroller
- Fully static design
- Low standby current at full supply voltage
- DC-40 MHz operation
- 256 bytes of on-chip scratchpad RAM
- 16K bytes of on-chip mask ROM
- 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- Additional open-drain output port pins: P1.6 and P1.7
- Three 16-bit timer/counters
- One full duplex serial port
- Boolean processor
- Six-source, two-level interrupt capability
- Built-in power management
- Code protection
- Packages:
  - DIP 40: W78C154-16/24/33/40
  - PLCC 44: W78C154P-16/24/33/40
  - QFP 44: W78C154F-16/24/33/40

## PIN CONFIGURATIONS

### 40-Pin DIP (W78C154)


T2, P1.0	1	40	VCC
T2EX, P1.1	2	39	P0.0, AD0
P1.2	3	38	P0.1, AD1
P1.3	4	37	P0.2, AD2
P1.4	5	36	P0.3, AD3
P1.5	6	35	P0.4, AD4
P1.6	7	34	P0.5, AD5
P1.7	8	33	P0.6, AD6
RST	9	32	P0.7, AD7
RXD, P3.0	10	31	EA
TXD, P3.1	11	30	ALE
INT0, P3.2	12	29	PSEN
INT1, P3.3	13	28	P2.7, A15
T0, P3.4	14	27	P2.6, A14
T1, P3.5	15	26	P2.5, A13
WR, P3.6	16	25	P2.4, A12
RD, P3.7	17	24	P2.3, A11
XTAL2	18	23	P2.2, A10
XTAL1	19	22	P2.1, A9
VSS	20	21	P2.0, A8

### 44-Pin PLCC (W78C154P)



\*It is recommended that connect Vcc to pin 12 and Vss to pin 34 in PLCC.

### 44-Pin QFP (W78C154F)



\*It is recommended that connect Vcc to pin 6 and Vss to pin 28 in QFP.



## PIN DESCRIPTION

### P0.0–P0.7

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

### P1.0–P1.7

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port. Pins P1.0 to P1.5 have internal pull-ups, while P1.6 and P1.7 are open-drain configured. External pull-ups 4.7K to 10K resistor are required for P1.6 and P1.7 while P1 is used as a output port. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.

### P2.0–P2.7

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

### P3.0–P3.7

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION
P3.0	RXD Serial Receive Data
P3.1	TXD Serial Transmit Data
P3.2	$\overline{\text{INT0}}$ External Interrupt 0
P3.3	$\overline{\text{INT1}}$ External Interrupt 1
P3.4	T0 Timer 0 Input
P3.5	T1 Timer 1 Input
P3.6	$\overline{\text{WR}}$ Data Write Strobe
P3.7	$\overline{\text{RD}}$ Data Read Strobe

### $\overline{\text{EA}}$

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C32 operations.

### RST

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

### ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

**PSEN**

Program Store Enable Output, active low.  $\overline{\text{PSEN}}$  enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations.  $\overline{\text{PSEN}}$  goes to a high impedance state during reset with a weak pull-up.

**XTAL1**


Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.

**XTAL2**

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

**Vss, Vcc**

Power Supplies. These are the chip ground and positive supplies.

**BLOCK DIAGRAM**

## **FUNCTION DESCRIPTION**

The W78C154 architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

### **Timers 0, 1, and 2**

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C51. Timer 2 is a special feature of the W78C154: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

### **Clock**

The W78C154 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C154 relatively insensitive to duty cycle variations in the clock.

### **Crystal Oscillator**

The W78C154 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

### **External Clock**

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

## **Power Management**

### **Idle Mode**

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

### **Power-down Mode**

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

### **Reset**

*Publication Release Date: October 1996  
Revision A4*

# W78C154



The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C154 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS -0.3	VDD +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	TST	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC CHARACTERISTICS

VCC-VSS = 5V ±10%, TA = 25° C, Fosc. = 20 MHz unless otherwise specified.

PARAMETER	SYM.	TEST CONDITIONS	SPECIFICATION		UNIT
			MIN.	MAX.	
Operating Voltage	VDD		4.5	5.5	V
Operating Current	IDD	No load VDD = 5.5V	-	35	mA
Idle Current	IIDLE	Idle mode VDD = 5.5V	-	7	mA
Power Down Current	IPWDN	Power-down mode VDD = 5.5V	-	50	µA
Input Low Voltage (except EA, P1.6, P1.7)	VIL		0	0.2 VDD -0.1	V
Input Low Voltage EA	VIL1		0	0.2 VDD -0.3	V
Input Low Voltage P1.6, P1.7	VIL2		0	0.3 VDD	V



## DC Characteristics, continued

PARAMETER	SYM.	TEST CONDITIONS	SPECIFICATION		UNIT
			MIN.	MAX.	
Input High Voltage (except $\overline{EA}$ , P1.6, P1.7)	$V_{IH}$		$0.2 V_{DD} + 0.9$	$V_{DD} + 0.2$	V
Input High Voltage XTAL1, RST	$V_{IH1}$		$0.7 V_{DD}$	$V_{DD} + 0.2$	V
Input High Voltage P1.6, P1.7	$V_{IH2}$		$0.7 V_{DD}$	6.0	V
Output Low Voltage P1, P2, P3 (except P1.6, P1.7)	$V_{OL}$	$I_{OL} = +1.6 \text{ mA}$	-	0.45	V
Output Low Voltage P0, ALE, $\overline{PESN}$	$V_{OL1}$	$I_{OL} = +3.2 \text{ mA}$	-	0.45	V
Output Low Voltage P1.6, P1.7	$V_{OL2}$	$I_{OL} = +3.0 \text{ mA}$	-	0.4	V
Output High Voltage P1, P2, P3, ALE, $\overline{PESN}$ (except P1.6, P1.7)	$V_{OH}$	$I_{OH} = -60 \mu\text{A}$	2.4	-	V
Output High Voltage P0 (in external bus mode)	$V_{OH1}$	$I_{OH} = -800 \mu\text{A}$	2.4	-	V
Logical 0 Input Current P1, P2, P3 (except P1.6, P1.7)	$I_{IL1}$	$V_{DD} = 5.5\text{V}$ $V_{IN} = 0\text{V}$	-75	-10	$\mu\text{A}$
Input Current RST <sup>(*)</sup>	$I_{IL2}$	$V_{DD} = 5.5\text{V}$ $V_{IN} = 5.5\text{V}$	37	110	$\mu\text{A}$
Logical 1-to-0 Transition Current P1, P2, P3 <sup>(*)</sup> (except P1.6, P1.7)	$I_{TL}$	$V_{DD} = 5.5\text{V}$ $V_{IN} \approx 2\text{V}$ <sup>(*)</sup>	-650	-	$\mu\text{A}$
Input Leakage Current P0, $\overline{EA}$	$I_{L1}$	$V_{DD} = 5.5\text{V}$ $0\text{V} < V_{IN} < 5.5\text{V}$	-10	10	$\mu\text{A}$
Input Leakage Current P1.6, P1.7	$I_{L2}$	$V_{DD} = 5.5\text{V}$ $0\text{V} < V_{IN} < 6.0\text{V}$	-10	10	$\mu\text{A}$

Notes:.

\*1. The RST pin has an internal pull-down resistor of about 50K to 150K.


\*2. Pins of P1, P2 and P3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2V.Publication Release Date: October 1996  
Revision A4



## AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a  $\pm 20$  nS variation. The numbers below represent the performance expected from a 1.2 micron CMOS process when using 2 and 4 mA output buffers.

### Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	FOP	0	-	40	MHz	1
Clock Period	TCP	25	-	-	nS	2
Clock High	TCH	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

#### Notes:

1. The clock may be stopped indefinitely in either state.
2. The TCP specification is used as a reference in other specifications.
3. There are no duty cycle requirements on the XTAL1 input.

### Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 TCP - $\Delta$	-	-	nS	4
Address Hold after ALE Low	TAAH	1 TCP - $\Delta$	-	-	nS	1, 4
ALE Low to $\overline{\text{PSEN}}$ Low	TAPL	1 TCP - $\Delta$	-	-	nS	4
$\overline{\text{PSEN}}$ Low to Data Valid	TPDA	-	-	2 TCP	nS	2





## Program Fetch Cycle, continued

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Data Hold after $\overline{\text{PSEN}}$ High	TPDH	0	-	1 TCP	nS	3
Data Float after $\overline{\text{PSEN}}$ High	TPDZ	0	-	1 TCP	nS	
ALE Pulse Width	TALW	2 TCP - $\Delta$	2 TCP	-	nS	4
$\overline{\text{PSEN}}$ Pulse Width	TPSW	3 TCP - $\Delta$	3 TCP	-	nS	4

## Notes:

1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 TCP.
3. Data have been latched internally prior to  $\overline{\text{PSEN}}$  going high.
4. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

## Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to $\overline{\text{RD}}$ Low	TDAR	3 TCP - $\Delta$	-	3 TCP + $\Delta$	nS	1, 2
$\overline{\text{RD}}$ Low to Data Valid	TDDA	-	-	4 TCP	nS	1
Data Hold after $\overline{\text{RD}}$ High	TDDH	0	-	2 TCP	nS	
Data Float after $\overline{\text{RD}}$ High	TDDZ	0	-	2 TCP	nS	
$\overline{\text{RD}}$ Pulse Width	TDRD	6 TCP - $\Delta$	6 TCP	-	nS	2

## Notes:

1. Data memory access time is 8 TCP.
2. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

## Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to $\overline{\text{WR}}$ Low	TDAW	3 TCP - $\Delta$	-	3 TCP + $\Delta$	nS
Data Valid to $\overline{\text{WR}}$ Low	TDAD	1 TCP - $\Delta$	-	-	nS
Data Hold from $\overline{\text{WR}}$ High	TDWD	1 TCP - $\Delta$	-	-	nS
$\overline{\text{WR}}$ Pulse Width	TDWR	6 TCP - $\Delta$	6 TCP	-	nS

Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

## Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	-	-	nS
Port Input Hold from ALE Low	TPDH	0	-	-	nS
Port Output to ALE	TPDA	1 TCP	-	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

Publication Release Date: October 1996  
Revision A4




## TIMING WAVEFORMS

## Program Fetch Cycle




## Data Read Cycle




Timing Waveforms, continued

**Data Write Cycle**



**Port Access Cycle**






## APPLICATION NOTE

### 1. Application

- (1) It is recommended to use port1.6 & port1.7 as an input port due to the port1.6 & port1.7 is an open drain.
- (2) An approximate 4.7K to 10K pull-up resistor is required when port1.6 & port1.7 is used as output port.



### 2. Verification & Emulation

- (1) WHC8302 verification board (W78V58B on board) and W78958B emulation chip will check W78C154 except port1.6 & port1.7 as output mode.

W78V58B	Port1.6 & Port1.7	Pull-ups
W78V958B	Port1.6 & Port1.7	Pull-ups
W78C154	Port1.6 & Port1.7	Open Drain

- (2) The specification of W78C154 is exclusive, therefore, the dc characteristics are not fully compatible with W78V58B and W78958B, however the function is still the same as W78V58B and W78958B.

## TYPICAL APPLICATION CIRCUITS

### Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	—
24 MHz	15P	15P	—
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	6.8K

Above table shows the reference values for crystal applications.

Notes:

1. C1, C2, R components refer to Figure A.
2. An approximately 4.7K to 10K pull-ups resistor is required for P1.6 and P1.7 when they are used as output port.



### Typical Application Circuits, continued

## Expanded External Data Memory and Oscillator






Figure B

## PACKAGE DIMENSIONS

### 40-pin DIP




### 44-pin PLCC





Package Dimensions, continued

## 44-pin QFP



## Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5792697

<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

## Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

## Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

## Winbond Electronics North America Corp.

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.

2730 Orchard Parkway, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.