
- 300-MHz Differential Clock Source for **Direct RAMBUS Memory Systems for an** 600-MHz Data Transfer Rate
- Synchronizes the Clock Domains of the Rambus Channel With an External System or Processor Clock
- **Three Power Operating Modes to Minimize Power for Mobile and Other Power-Sensitive Applications**
- Operates From a Single 3.3-V Supply and 120-mW at 300 MHz (Typ)
- Packaged in a Shrink Small-Outline Package (DBQ)
- Wide Phase-Lock Input Frequency Range 33 MHz to 100 MHz
- No External Components Required for PLL
- **Supports Independent Channel Clocking**
- **Spread Spectrum Clocking Tracking** Capability to Reduce EMI
- Designed For Use With TI's 133-MHz Clock Synthesizers CDC925, CDC924, CDC922 and CDC921



NC - No internal connection

description

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system. or processor clock. It is designed to support Direct Rambus memory on desktop, workstation, server and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLK/M = SYNCLK/N, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLK/M and SYNCLK/N and adjusts the phase of BUSCLK such that the skew between PCLK/M and SYNCLK/N is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz with clock references ranging from 33 MHz to 100 MHz. The CDCR81 meets Rambus Clock Generator, Revision 1.0 specification up to 300 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Direct Rambus and Rambus are trademarks of Rambus Inc.



description (continued)

The CDCR81 is characterized for operation over free-air temperatures of 0°C to 85°C.

functional block diagram



FUNCTION TABLE†

| MODE | S0 | S1 | S2 | CLK | CLKB |
|------------------|----|----|----|---------------------|-----------------------|
| Normal | 0 | 0 | 0 | Phase aligned clock | Phase aligned clock B |
| Bypass | 1 | 0 | 0 | PLLCLK | PLLCLKB |
| Test | 1 | 1 | 0 | REFCLK | REFCLKB |
| Output test (OE) | 0 | 1 | Х | Hi-Z | Hi-Z |
| Reserved | 0 | 0 | 1 | _ | _ |
| Reserved | 1 | 0 | 1 | _ | _ |
| Reserved | 1 | 1 | 1 | Hi-Z | Hi-Z |

[†] X = don't care, Hi-Z = high impedance



Terminal Functions

| TERMIN | IAL | | |
|-------------------|--------|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION |
| CLK | 20 | 0 | Output clock |
| CLKB | 18 | 0 | Output clock (complement) |
| GNDC | 8 | | GND for phase aligner |
| GNDI | 5 | | GND for control inputs |
| GNDO | 17, 21 | | GND for clock outputs |
| GNDP | 4 | | GND for PLL |
| MULT0 | 15 | -1 | PLL multiplier select |
| MULT1 | 14 | -1 | PLL multiplier select |
| NC | 19 | | Not used |
| PCLKM | 6 | I | Phase detector input |
| PWRDNB | 12 | I | Active low power down |
| REFCLK | 2 | I | Reference clock |
| S0 | 24 | -1 | Mode control |
| S1 | 23 | I | Mode control |
| S2 | 13 | ı | Mode control |
| STOPB | 11 | I | Active low output disable |
| SYNCLKN | 7 | I | Phase detector input |
| $V_{DD}C$ | 9 | | V _{DD} for phase aligner |
| $V_{DD}IPD$ | 10 | | Reference voltage for phase detector inputs and STOPB |
| $V_{DD}IR$ | 1 | | Reference voltage for REFCLK |
| V _{DD} O | 16, 22 | | V _{DD} for clock outputs |
| $V_{DD}P$ | 3 | | V _{DD} for PLL |

PLL divider selection

Table 1 lists the supported REFCLK and BUSCLK frequencies. Other REFCLK frequencies are permitted, provided that (267 MHz < BUSCLK < 400 MHz) and (33 MHz < REFCLK < 100 MHz).

Table 1. REFCLK and BUSCLK Frequencies

| MULT0 | MULT1 | REFCLK (MHz) | MULTIPLY RATIO | BUSCLK (MHz) |
|-------|-------|-----------------|-------------------|-----------------|
| 0 | 0 | 67 | 4 | 267 |
| 0 | 1 | 50 | 6 | 300 |
| 0 | 1 | 67 | 6 | 400 |
| 1 | 1 | 33 | 8 | 267 |
| 1 | 1 | 50 | 8 | 400 |
| 1 | 0 | 100 | 8/3 | 267 |

clock output driver states

Table 2. Clock Output Driver States

| STATE | PWRDNB | STOPB | CLK | CLKB |
|-----------|--------|-------|--------------------------|----------------------------|
| Powerdown | 0 | Х | GND | GND |
| CLK stop | 1 | 0 | V _X , STOP | V _X , STOP |
| Normal | 1 | 1 | PACLK/PLLCLK/ REFCLK† | PACLKB/PLLCLKB/ REFCLKB |

[†] Depending on the state of S0, S1, and S2.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage range, V _{DD} (see Note 1) | 0.5 V to 4 V |
|---|------------------------------|
| Output voltage range, V _O , at any output terminal | |
| Input voltage range, V _I , at any input terminal | |
| ESD rating | TBD |
| Continuous total power dissipation | see Dissipation Rating Table |
| Operating free-air temperature range, T _A | 0°C to 85°C |
| Storage temperature range, T _{stq} | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C [‡] | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------|--|---|---------------------------------------|---------------------------------------|
| DBQ | 1400 mW | 11 mW/°C | 905 mW | 740 mW |

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



NOTE 1: All voltage values are with respect to the GND terminals.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|--------------------------|-----|-------------------------|------|
| Supply voltage, V _{DD} | 3.135 | 3.3 | 3.465 | V |
| High-level input voltage, VIH (CMOS) | 0.7×V _{DD} | | | V |
| Low-level input voltage, V _{IL} (CMOS) | | | 0.3×V _{DD} | V |
| Initial phase error at phase detector inputs (required range for phase aligner) | -0.5×t _C (PD) | | 0.5×t _C (PD) | |
| REFCLK low-level input voltage, V _{IL} | | | 0.3×V _{DD} IR | V |
| REFCLK high-level input voltage, VIH | 0.7×V _{DD} IR | | | V |
| Input signal low voltage, V _{IL} (STOPB) | | | 0.3×V _{DD} IPD | V |
| Input signal high voltage, V _{IH} (STOPB) | 0.7×V _{DD} IPD | | | V |
| Input reference voltage for (REFCLK) (VDDIR) | 1.235 | | 3.465 | V |
| Input reference voltage for (PCLKM and SYSCLKN) (VDDIPD) | 1.235 | | 3.465 | V |
| High-level output current, IOH | | | -16 | mA |
| Low-level output current, IOL | | | 16 | mA |
| Operating free-air temperature, T _A | 0 | | 85 | °C |

timing requirements

| | M | IIN | MAX | UNIT |
|---|----|-----|------|------|
| Input cycle time, t _{C(in)} | | 10 | 40 | ns |
| Input cycle-to-cycle jitter | | | 250 | ps |
| Input duty cycle over 10,000 cycles | 40 | 0% | 60% | |
| Input frequency modulation, f _{mod} | | 30 | 33 | kHz |
| Modulation index, non-linear maximum 0.5% | | | 0.6% | |
| Phase detector input cycle time (PCLKM and SYNCLKN) | | 30 | 100 | ns |
| Input slew rate, SR | | 1 | 4 | V/ns |
| Input duty cycle (PCLKM and SYNCLKN) | 25 | 5% | 75% | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CON | IDITIONS† | MIN | TYP [‡] | MAX | UNIT |
|----------------------|------------------------------------|---|--|---------------------------|----------------------------|------------------|------|------|
| V _{O(STOP)} | Output voltage durin | g CLK Stop (StopB=0) | See Figure 1 | 1.1 | | 2 | | |
| V _{O(X)} | Output crossing-poir | nt voltage | See Figures 1 and 6 | j | 1.3 | | 1.8 | V |
| VO | Output voltage swing |) | See Figure 1 | | 0.4 | | 0.6 | V |
| V _{IK} | Input clamp voltage | | $V_{DD} = 3.135 \text{ V},$ | I _I = -18 mA | | | -1.2 | V |
| | | | See Figure 1 | | | | 2 | |
| VOH | High-level output vol | tage | V _{DD} = min to max, | I _{OH} = -1 mA | V _{DD} - 0.1 V | | | V |
| | | | $V_{DD} = 3.135 V,$ | $I_{OH} = -16 \text{ mA}$ | 2.4 | | | |
| | | | See Figure 1 | | 1 | | | |
| VOL | Low-level output volt | age | $V_{DD} = min to max,$ | I _{OL} = 1 mA | | | 0.1 | V |
| | | | $V_{DD} = 3.135 V$, | I _{OL} = 16 mA | | | 0.5 | |
| | | | $V_{DD} = 3.135 \text{ V},$ | V _O = 1 V | -32 | -52 | | |
| loh | High-level output cur | rent | V _{DD} = 3.3 V, | V _O = 1.65 V | | -51 | | mA |
| | | | V _{DD} = 3.465 V, | V _O = 3.135 V | | -14.5 | -21 | |
| | | | $V_{DD} = 3.135 V$, | V _O = 1.95 V | 43 | 61.5 | | |
| IOL | Low-level output current | | $V_{DD} = 3.3 \text{ V},$ | V _O = 1.65 V | | 65 | | mA |
| | | | $V_{DD} = 3.465 \text{ V}, \qquad V_{O} = 0.4 \text{ V}$ | | | 25.5 | 36 | |
| loz | High-impedance-sta | te output current | S0 = 0, S1 = 1 | S0 = 0, S1 = 1 | | | ±10 | μΑ |
| loz(STOP) | High-impedance-sta during CLK stop | te output current | Stop= 0, $V_O = GND \text{ or } V_{DD}$ | | | | ±100 | μΑ |
| I _{OZ(PD)} | High-impedance-sta powerdown state | te output current in | PWDNB= 0, $V_O = GND \text{ or } V_{DD}$ | | -10 | | 100 | μА |
| t | High-level input | REFCLK, PCLKM, SYNCLKN, STOPB | V _{DD} = 3.465 V, | $V_I = V_{DD}$ | | | 10 | μΑ |
| IH | current | PWRDNB, S0, S1, S2, MULT0, MULT1 | V _{DD} = 3.465 V, | $V_I = V_{DD}$ | | | 10 | μΑ |
| 1 | Low-level input | REFCLK, PCLKM, SYNCLKN, STOPB | V _{DD} = 3.465 V, | V _I = 0 | | | -10 | ^ |
| l IIL | current | PWRDNB, S0, S1, S2, MULT0, MULT1 | V _{DD} = 3.465 V, | V _I = 0 | | | -10 | μΑ |
| 7 | Otot : | High state | R _I at I _O –14.5 mA to | –16.5 mA | 15 | 26 | 40 | |
| Z _O | Output impedance | Low state | R _I at I _O 14.5 mA to | 16.5 mA | 11 | 17 | 35 | Ω |
| | Б (| V 15 V 155 | V 0.405.V | PWRDNB = 0 | | | 50 | μΑ |
| | Reference current | V _{DD} IR, V _{DD} IPD | $V_{DD} = 3.465 \text{ V},$ | PWRDNB = 1 | | | 0.5 | mA |
| Cl | Input capacitance | | V _I = V _{DD} or GND | | | 1.8 | | pF |
| co | Output capacitance | | $V_O = V_{DD}$ or GND | | | 3.1 | | pF |
| I _{DD(PD)} | Supply current in po | werdown state | REFCLK = 0 MHz to PWDNB = 0, | 100 MHz, STOPB = 1 | | | 200 | μΑ |
| IDD(CLKSTOP) | Supply current in CL | K stop state | BUSCLK configured | for 400 MHz | | | 30 | mA |
| IDD(NORMAL) | Supply current in no | rmal state | BUSCLK = 400 MHz | <u>z</u> | 1 | | 70 | mA |

[†] V_{DD} refers to any of the following; V_{DD} , $V_{DD}IPD$, $V_{DD}IR$, $V_{DD}O$, $V_{DD}C$, and $V_{DD}P$ ‡ All typical values are at $V_{DD}=3.3$ V, $T_{A}=25^{\circ}C$.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | ł | | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|---------------------------------|--|--------------------------|----------------------|---------------------|------|------------------|-----|------|
| t _{c(out)} | Clock output cycle time | | | | 2.5 | 2.5 3.7 | | ns |
| | Total cycle jitter over 1, 2, | Stopped phase alignment | 267 MHz – 400 MHz | See Figure 3 | | | 60 | ps |
| ^t (jitter) | 3, 4, 5, or 6 clock cycles | Infinite phase | 267 MHz | Con Figure 2 | | | 80 | |
| | | alignment | 300 MHz | See Figure 3 | | | 70 | ps |
| t(phase) | Phase detector phase erro | r for distributed lo | ор | Static phase error | -50 | | 50 | ps |
| t(phase, SSC) | PLL output phase error whe | en tracking SSC | | Dynamic phase error | -100 | | 100 | ps |
| t(DC) | Output duty cycle over 10,0 | 000 cycles | | See Figure 4 | 45% | | 55% | |
| | | Stopped phase alignment | 267 MHz – 400 MHz | See Figure 5 | | | 50 | ps |
| t(DC, err) | Output cycle-to-cycle duty cycle error | | 267 MHz | | | | 70 | |
| (20, 0) | duty cycle error | Infinite phase alignment | 300 MHz | See Figure 5 | | | 80 | ps |
| | | angriment | 400 MHz | 1 | | | 90 | |
| t _r , t _f | Output rise and fall times (output voltage) | neasured at 20%-80% of | | See Figure 7 | 200 | | 450 | ps |
| Δt | Difference between rise and (20%–80%) t _f - t _r | d fall times on a s | ingle device | See Figure 7 | | | 100 | ps |

[†] All typical values are at $V_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

state transition latency specifications

| | PARAMETER | FROM | то | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|--|-----------------------|----------------|--------------------|-----|-----|-----|--------|
| | Delay time, PWRDNB↑ to CLK/CLKB output settled (excluding t(DISTLOCK)) | | Normal | See Figure 8 | | | 3 | ms |
| ^t (powerup) | Delay time, PWRDNB↑ to internal PLL and clock are on and settled | down | Nomiai | | | | 3 | 1115 |
| ta (== | Delay time, powerup to CLK/CLKB output settled | \/25 | Normal | See Figure 8 | | | 3 | ms |
| ^t (VDDpowerup) | Delay time, powerup to internal PLL and clock are on and settled | V _{DD} Norma | - ADD Monnai | | | | 3 | 1115 |
| ^t (MULT) | MULT0 and MULT1 change to CLK/CLKB output resettled (excluding t(DISTLOCK)) | Normal | Normal | See Figure 9 | | | 1 | ms |
| t(CLKON) | STOPB [↑] to CLK/CLKB glitch-free clock edges | CLK Stop | Normal | See Figure 10 | | | 10 | ns |
| t(CLKSETL) | STOPB↑ to CLK/CLKB output settled to within 50 ps of the phase before STOPB was disabled | CLK Stop | Normal | See Figure 10 | | | 20 | cycles |
| t(CLKOFF) | STOPB↑ to CLK/CLKB output disabled | Normal | CLK Stop | See Figure 10 | | | 5 | ns |
| t(powerdown) | Delay time, PWRDNB↓ to the device in power-down mode | STOPB | Power- down | | | | 1 | ms |
| t(STOP) | Maximum time in CLKSTOP (STOPB = 0) before re-entering normal mode (STOPB = 1) | STOPB | Normal | | | | 100 | μs |

state transition latency specifications (continued)

| | PARAMETER | FROM | то | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|-------------|--|---------------|-------------|--------------------|-----|------------------|-----|------|
| t(ON) | Minimum time in normal mode (STOPB = 1) before re-entering CLKSTOP (STOPB = 0) | Normal | CLK stop | | 100 | | | ms |
| t(DISTLOCK) | Time from when CLK/CLKB output is settled to when the phase error between SYNCLKN and PCLKM falls within t(ERR-PD) | Un- locked | Locked | | | | 5 | ms |

PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Load and Voltage Definitions ($V_{O(STOP)}$, $V_{O(X)}$, V_{O} , V_{OH} , V_{OL})



Cycle-to-cycle jitter = $|t_{C1} - t_{C2}|$ over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



Cycle-to-cycle jitter = $|t_{C3} - t_{C4}|$ over 10000 consecutive cycles

Figure 3. Short Term Cycle-to-Cycle Jitter over 4 Cycles



PARAMETER MEASUREMENT INFORMATION




Figure 4. Output Duty Cycle




Figure 5. Duty Cycle Error (Cycle-to-Cycle)




Figure 6. Crossing-Point Voltage



Figure 7. Voltage Waveforms




Figure 8. PWRDNB Transition Timings

PARAMETER MEASUREMENT INFORMATION





Figure 9. MULT Transition Timings



NOTE A: $V_{ref} = V_{O} \pm 200 \text{ mV}$

Figure 10. STOPB Transition Timings



PARAMETER MEASUREMENT INFORMATION






Figure 11. Pullup IBIS I/V Chart

LOW-LEVEL OUTPUT CURRENT vs
LOW-LEVEL OUTPUT VOLTAGE





Figure 12. Pulldown IBIS I/V Chart

MECHANICAL DATA

DBQ (R-PDSO-G**)

24-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-137

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated