

# MicroConverter® Quick Reference Guide

## a "Data Acquisition System on a Chip"

**the ADuC836 is:** **ADC:** 16bit  $\Sigma\Delta$  with programmable gain, plus 16bit  $\Sigma\Delta$  auxiliary ADC

**DAC:** 12bit, 15 $\mu$ s, voltage output, rail-to-rail <1LSB DNL


**EPPROM:** 62K bytes Flash/EE code memory  
4K bytes Flash/EE data memory

**microcontroller:** industry standard 8052  
32 I/O lines, programmable PLL clock (98KHz to 12.58MHz from 32KHz crystal)

**other on-chip features:** calibrated temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

## FUNCTIONAL BLOCK DIAGRAM

\* pin numbers below refer to MQFP package



## PIN FUNCTIONS

MQFP  
CSP

1	56	P1.0 / T2 / PWM0
2	1	P1.1 / T2EX / PWM1
3	2	P1.2 / I <sub>exC1</sub> / DAC
4	3	P1.3 / I <sub>exC2</sub> / AIN5
5	4.5	A <sub>VDD</sub>
6	6.7.8	AGND
7	9	REFIN-
8	10	REFIN+
9	11	P1.4 / AIN1
10	12	P1.5 / AIN2
11	13	P1.6 / AIN3
12	14	P1.7 / AIN4 / DAC
13	15	SS




G03106-2.5-0802 (0)

MQFP  
CSP

14	16	MISO
15	17	RESET
16	18	P3.0 / RxD
17	19	P3.1 / TxD
18	20	P3.2 / INT0
19	21	P3.3 / INT1
20	22	D <sub>VDD</sub>
21	23	DGND
22	24	P3.4 / T0 / PWMclk
23	25	P3.5 / T1
24	26	P3.6 / WR
25	27	P3.7 / RD
26	28	SCLOCK
27	29	SDATA / MOSI
28	30	P2.0 / A8 / A16
29	31	P2.1 / A9 / A17
30	32	P2.2 / A10 / A18
31	33	P2.3 / A11 / A19
32	34	XTAL1 (in)
33	35	XTAL2 (out)
34	36	D <sub>VDD</sub>
35	37,38	DGND
36	39	P2.4 / A12 / A20
37	40	P2.5 / A13 / A21
38	41	P2.6 / A14 / A22
39	42	P2.7 / A15 / A23
40	43	EA
41	44	PSEN
42	45	ALE
43	46	P0.0 / AD0
44	47	P0.1 / AD1
45	48	P0.2 / AD2
46	49	P0.3 / AD3
47	50	DGND
48	51	D <sub>VDD</sub>
49	52	P0.4 / AD4
50	53	P0.5 / AD5
51	54	P0.6 / AD6
52	55	P0.7 / AD7

## CODE MEMORY SPACE



## INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

## INSTRUCTION SET

Arithmetic Operations		
ADD A,source	add source to A	1,2 12
ADD A,#data		2 12
ADDC A,source	add with carry	1,2 12
ADDC A,#data		2 12
SUBB A,source	subtract from A with borrow	1,2 12
SUBB A,#data		2 12
INC A		1 12
INC source	increment	1,2 12
INC DPTR *		1 24
DEC A	decrement	1 12
DEC source		1,2 12
MUL AB	multiply A by B	1 48
DIV AB	divide A by B	1 48
DA A	decimal adjust	1 12




Data Transfer Operations		
MOV A,source		1,2 12
MOV A,#data		2 12
MOV dest,A	move source to destination	1,2 12
MOV dest,source		1,2,3 24
MOV dest,#data		2,3 12,24
MOV DPTR,data16		3 24
MOVCA A,@DPTR	move from code memory	1 24
MOVCA A,@PC		1 24
MOVX A,@Ri	move to/from data memory	1 24
MOVX A,@DPTR		1 24
PUSH direct	push onto stack	2 24
POP direct	pop from stack	2 24
XCH A,source	exchange bytes	1,2 12
XCHD A,@Ri	exchg low digits	1 12

Program Branching		
ACALL addr11	call subroutine	2 24
LCALL addr16		3 24
RET	return from sub.	1 24
RETI	return from int.	1 24
AJMP addr11		2 24
LJMP addr16	jump	3 24
SJMP rel		2 24
JMP @A+DPTR		1 24
JZ rel	jump if A = 0	2 24
JNZ rel	jump if A not 0	2 24
CJNE A,direct,rel	compare and jump if not equal	3 24
CJNE A,#data,rel		3 24
CJNE Rn,data,rel		3 24
CJNE @Ri,#data,rel		3 24
DJNZ Rn,rel	decrement and jump if not zero	2 24
DJNZ direct,rel		3 24
NOP	no operation	1 12

## ASSEMBLER DIRECTIVES

DW		
ORG	store word values in program memory	
IDATA	define indirect addressing symbol	
XDATA	define external memory symbol	
BIT	define internal bit memory symbol	
CODE	program memory symbol	
DS	reserve bytes of data memory	
DBIT	reserve bits of bit memory	
DB	store bytes in program memory	
BSEG	select indirectly addressed internal data memory space	

**DATA MEMORY:** RAM, SFRs, user Flash/EE (all read/write)



## SFR MAP & RESET VALUES

\* calibration coefficients are preconfigured at power up to factory calibrated values

## SFR DESCRIPTIONS

<b>ADCSTAT</b>	ADC Status Register	<b>CHIPID</b>	Chip ID Register (3x hex = ACDuB38)
RDY0	primary ADC ready flag	<b>DPCON</b>	Data Pointer Control register
RDY1	auxiliary ADC ready flag	DPCON[5]	data pointer auto-toggle enable (0=disabled)
CAL	calibration flag	DPCON[5:4]	shadow data pointer mode control bits
NOREF	no external reference flag	DPCON[3]	data pointer mode control bits 4-LSB[5]
ERR0	primary ADC error flag	DPCON[2]	[1=8000, 2=postData, 3=postData, 4=LSB[5]]
ERR1	auxiliary ADC error flag	DPCON[0]	data pointer select (0=DMA, 1=POST)
<b>ADCMODE</b>	ADC Mode Register	<b>WDCON</b>	Watchdog Timer control register
ADMODE_0	primary ADC enable bit	PRES	watchdog timeout selection bits
ADMODE_4	auxiliary ADC enable bit	PRE2	0000-0111 = timeout=[15.6, 31.2, 62.5, 125, 500 ms], 1111 = immediate reset
ADMODE_5	powerdown, idle, snvgl-conv, conv-conv,	WDRS	all other bits reserved
ADMODE_6	zero-selfcal, fs-selfcal, zero-syscal, fs-syscal	WDRI	watchdog interrupt response enable
ADMODE_7		WDSS	watchdog status flag
		WDWR	watchdog write enable
<b>ADC0CON</b>	Primary ADC Control Register	<b>PSMCN0</b>	Power Supply Monitor control register
ADC0CON_7	(this bit must contain zero)	PSMCN0_7	DV0/vcom compare bit (0=fault)
ADC0CON_8	channel select bit (0=internal ref)	PSMCN0_6	Avg/vcom compare bit (0=fault)
ADC0CON_9	channel selection bits	PSMCN0_5	AVDD/vcom compare bit (0=fault)
ADC0CON_10	[AIN1,AIN2,AIN3,AIN4,AIN5,AIN2,AIN3,AIN2]	PSMCN0_4	DV0 trip select bits
ADC0CON_11	[AIN1,AIN2,AIN3,AIN4,AIN5,AIN2,AIN3,AIN2]	PSMCN0_3	[4.63V, 3.08V, 2.93V, 2.63V]
ADC0CON_12	range select bits	PSMCN0_2	AVDD trip select bits
ADC0CON_13	[2.30mV, 4.30mV, >80mV, ±160mV, ±320mV,	PSMCN0_1	[4.63V, 3.08V, 2.93V, 2.63V]
ADC0CON_14	±40mV, ±1.28mV, 2.56mV]	PSMCN0_0	PSM powerdown control (1=on / 0=off)
<b>ADC1CON</b>	Advanced ADC Control Register	<b>SP</b>	Stack Pointer
ADC1CON_0	external ref select bit (0=internal ref)	<b>SPH</b>	Stack Pointer High byte
ADC1CON_5	channel selection bits	<b>IE</b>	Interrupt Enable register #1
ADC1CON_6	[AIN3,AIN4, TEMP, AIN5]	IEA	enable interrupts (0=all interrupts disabled)
ADC1CON_7	unipolar select bit (0 = bipolar)	IEB	enable T/FEX/F (Timer overflow interrupt)
		IEC	enable T/FEX/C (Timer underflow interrupt)
		IES	enable R/T (serial port interrupt)
		IEI	enable I/O (external interrupt)
		IEX	enable TFO (Timer0 overflow interrupt)
			enable IEO (external interrupt 0)
<b>SF</b>	Synt. Filter Register: $I_{ADC} = 4.096\text{Hz} / (3 \cdot SF)$	<b>IEIP2</b>	Interrupt Enable/Priority register #2
<b>OF0H,OF0M</b>	ADC0 offset coefficient	IEIP2_0	priority of IFO (interrupt 0)
<b>OF1H,OF1L</b>	ADC1 offset coefficient	IEIP2_1	priority of IF1 (interrupt 1)
<b>GN0H,GN0M</b>	ADC0 gain coefficient	IEIP2_2	priority of IMPU1 (memory power supply monitor)
<b>GN1H,GN1L</b>	ADC1 gain coefficient	IEIP2_3	priority of IMPU2/CU1 (serial interface)
<b>ADC0H,ADC0M</b>	ADC0 data	IEIP2_4	(this bit must contain zero)
<b>ADC1H,ADC1L</b>	ADC1 data	IEIP2_5	enable TFO (Timer0 overflow interrupt)
<b>ICON</b>	Current Source Controller Register	IEIP2_6	enable IFO (external interrupt 0)
ICON_0	burnout current enable bit	<b>IP</b>	Interrupt Priority register
ICON_5	ADC1 current correction bit (0=correction off)	IPD	priority of RDY0/RDY1 (ADC interrupt)
ICON_4	ADC0 current correction bit (0=correction off)	IPD	priority of RDY2/RDY3 (ADC overflow interrupt)
ICON_12	12 bit DAC enable bit	PT1	priority of R/T1 (serial port interrupt)
ICON_13	11 pin select bit (0=pin3 / 1=pin4)	PT1	priority of TFO (Timer0 overflow interrupt)
ICON_12	12 enable bit (0=enable)	PT0	priority of TFI (Timer0 overflow interrupt)
ICON_13	11 enable bit (0=enable)	PT0	priority of IEO (external interrupt 0)
<b>DACCON</b>	DAC Control register	<b>TMOD</b>	Timer Mode register
DACCON_4	DAC 0 selected bit (0=pin3 / 1=pin12)	TMOD[3/7]	gate control bit (0=ignore INTx)
DACCON_3	ModeSelect (0=12bit, 1=8bit)	TMOD[2/6]	control bit (0=enable, 1=disable)
DACCON_2	RangeSelect (0=2.5V, 1=Avg)	TMOD[1/5]	timer mode select bits
DACCON_1	DAC enable bit (0=enable, 1=operation)	TMOD[0/4]	[130MHz, 16bit/T, Cbit/T, Creload, 2x8bitT] (upper nibble = Timer1, lower nibble = Timer0)
DACCON_0	Powerdown DAC (0=off, 1=on)	<b>TCON</b>	Timer Control register
<b>DACH,DACL</b>	DAC data registers	TF1	Timer overflow flag
<b>PLLCON</b>	PLL Control Register	TF1	Timer overflow flag
PLLCON_0	clock enable control bit (0=XTAL on)	TF0	Timer overflow flag
PLLCON_6	PLL lock indicator flag (0=lock of lock)	TR0	Timer run control (0=off, 1=run)
PLLCON_5	(this bit must contain zero)	IT1	external INT0 flag
PLLCON_4	EA detect status bit (reflects state of EA pin)	IT1	IE1 type (0=level trig, 1=edge trig)
PLLCON_3	EA enable control bit (0=enable)	IEO	external INT0 flag
PLLCON_2	3-bit clock divisor value, "CD" (default=3)	IT0	IE0 type (0=level trig, 1=edge trig)
PLLCON_1	f <sub>core</sub> = 12.582,912Hz / 2 <sup>CD</sup>		
<b>TIMECON</b>	Time Interval Counter Control Register	<b>TH0,TL0</b>	Timer0 registers
TIMECON_8	(this bit must contain 1)	<b>TH1,TL1</b>	Timer1 registers
TIMECON_5	interval threshold select bits	<b>T2CON</b>	Timer2 Control register
TIMECON_4	12 bits, 32 seconds, minutes, hours	TF2	overflow flag
TIMECON_3	12 bits, 32 seconds, minutes, hours	EF2	external flag
TIMECON_2	12 bits, 32 seconds, minutes, hours	RCLK	receive clock enable (0=Timer1 used for RxD clk)
TIMECON_1	time interval interrupt bit, "TIR" (0=reload&restart)	TXEN2	transmit enable (0=Timer1 used for TxZEN)
TIMECON_0	time interval enable bit (0=disable&clear)	TR2	run control (0=stop, 1=start)
TIMECON_0	time clock enable bit (0=disable)	CNT2	timer/counter select (0=timer, 1=counter)
		CAP2	capture/reload select (0=reload, 1=capture)
<b>INTVAL</b>	TIC Interval Register	<b>TH2,TL2</b>	Timer2 register
<b>HTHSEC</b>	TIC Elapsed 128th Second Register	<b>RCP2H,RCP2L</b>	Timer2 Reload/Capture
<b>SEC</b>	TIC Elapsed Seconds Register	<b>P0</b>	Port0 register (also A0-A7 & D0-D7)
<b>MIN</b>	TIC Elapsed Minutes Register	<b>P1</b>	Port1 register
<b>HOUR</b>	TIC Elapsed Hours Register	P1_2-1.7	analog/digital pins (1=analog function, 0=digital input)
<b>ECON</b>	Data Flash/EEMC command register	P1_2-2	timer/counter 2 capture/reload trigger (or digital I/O)
01h	READ page 82h PROGRAM byte	P1_2-3	timer/counter 2 external input (or digital I/O)
02h	PROGRAM page 0Fh EXIT ULOAD mode	<b>P2</b>	Port2 register (also A8-A15 & A16-A23)
03h	READ page F0h ENTER ULOAD mode	<b>P3</b>	Port3 register
05h	ERASE ALL (all others reserved)	RD	external data memory read strobe
06h	ERASE ALL	WR	external data memory write strobe
<b>EADR,H,EADR</b>	Data Flash/EEMC address registers	TD	timer/counter 0 external input
<b>EDATA1,EDATA2,EDATA3,EDATA4</b>	Data Flash/EEMC data registers	TI	external timer input 0
		INT0	internal timer interrupt 0
		TxD	serial port transmit data line
		RxD	serial port receive data line
<b>SPICON</b>	SPI Control register	<b>SCON</b>	Serial Communications Control register
ISPI_0	SPI interrupt (set at end of SPI transfer)	SM0	UART serial control bits (not used)
WCOL	write collision/error flag	SM1	0 - B8 shift register - F <sub>core</sub> /12
SPIM	master mode select (0=slave, 1=SPI enable)	01 - 8bit shift register - variable	0 - B9 shift register - F <sub>core</sub> /64(x2)
SPIM	master mode select (0=slave, 1=SPI enable)	02 - 16bit shift register - variable	1 - B10-B15 shift register - F <sub>core</sub> /64(x2)
SPOL	clock polarity select (0=SCLK low)	SM2	in modes 2/3, enables multiprocessor communication
SPOL	clock polarity select (0=SCLK low)	REN	receive enable control bit
SPR1	clock phase select (0=leading edge latch)	REN	receive enable control bit (0=disabled)
SPRO	SPR1 bit rate	RB8	in modes 2/3, 9bit received
		TI	transmit interrupt flag
		RI	receive interrupt flag
<b>SPIDAT</b>	SPI Data register	<b>SBUF</b>	Serial port Buffer register
<b>I2CCON</b>	I2C Control register	<b>PCON</b>	Power Control register
MDO	master mode SDA output bit	PCON[7]	dual band rate control
MDE	master mode SDO/DATA output enable (0=disable)	PCON[6]	enable serial control bits (0=disabled)
MCO	master mode SCLK output bit	PCON[5]	enable serial control bits (0=disabled)
I2CM	master mode SCLK output bit	PCON[4]	enable serial control bits (0=disabled)
I2CRS	master mode SCLK output bit	PCON[3]	enable serial control bits (0=disabled)
I2CM	master mode select bit (0=slave mode)	PCON[2]	enable serial control bits (0=disabled)
I2CRS	master mode select bit (0=slave mode)	PCON[1]	enable serial control bits (0=disabled)
I2CI	serial port ready	PCON[0]	enable serial control bits (0=disabled)
			idle-mode control (0=normal)
<b>I2CADD</b>	I2C Address register	<b>PSW</b>	Program Status Word
<b>I2CDAT</b>	I2C Data register	CY	carry flag
<b>PWMCON</b>	PWM Control register	CYC	auto-reload carry flag
PWMCON_6	PWM mode bit [0=disabled, 1=single/var.res.]	F0	general purpose flag 0
PWMCON_5	2-twink/3bit, 3-twink/16bit, 4-dual/16bit/NRZ,	RS1	register select control bits
PWMCON_4	2-twink/3bit, 3-twink/16bit, 4-dual/16bit/NRZ,	RS0	register select control register
PWMCON_3	2-twink/3bit, 3-twink/16bit, 4-dual/16bit/NRZ,	OV	overflow flag
PWMCON_2	PWM counter = $clock / [1.4, 16, 64]$	F1	general purpose flag 1
PWMCON_1	PWM counter = $clock / [1.4, 16, 64]$	P	part of ACC
PWMCON_0	PWM counter = $clock / [1.4, 16, 64]$		
<b>PWM0H,PWM0M</b>	PWM0 data registers	<b>DPP</b>	Data Pointer Page
<b>PWM1H,PWM1M</b>	PWM1 data registers	<b>DPH,DPL (DPTR)</b>	Data Pointer Counter
<b>T3CON</b>	Timer 3 Control register	<b>ACC</b>	Accumulator
T3CON_7	Timer 3 baud rate enable (0=disable)		
T3CON_2	binary divide factor (DIV)		
T3CON_1	DIV = log <sub>2</sub> (Core/32) (baudrate) / log 2 (rounds down)		
T3CON_0			
<b>T3FD</b>	Timer 3 Fractional Divider register		
T3FD	(2-F <sub>core</sub> ) / (baudrate <sup>2</sup> ) - 64		
<b>CFG836</b>	ADuC836 Configuration register		
CFG836_7	extended serial pointer enable (0=disabled)		
CFG836_6	extended XRAM enable (0=external XRAM only)		
CFG836_5	refresh enable		
CFG836_4			
CFG836_3			
CFG836_2			
CFG836_1			
CFG836_0			