

High Speed 8-Bit TTL A/D Converter

AD9012

FEATURES
100 MSPS Encode Rate
Very Low Input Capacitance—16 pF
Low Power—1 W
TTL Compatible Outputs
MIL-STD-883 Compliant Versions Available

APPLICATIONS
Radar Guidance
Digital Oscilloscopes/ATE Equipment
Laser/Radar Warning Receivers
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)
Communication/Signal Intelligence


GENERAL DESCRIPTION

The AD9012 is an 8-bit, ultrahigh speed, analog-to-digital converter. The AD9012 is fabricated in an advanced bipolar process that allows operation at sampling rates up to one hundred megasamples/second. Functionally, the AD9012 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the TTL compatible output latches.

The exceptionally wide large-signal analog input bandwidth of 160 MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9012 allows very accurate acquisition of high speed pulse inputs without an external track-and-hold. The comparator output decoding scheme minimizes false codes, which is critical to high speed linearity.

The AD9012 is available in two grades: one with 0.5 LSB linearity and one with 0.75 LSB linearity. Both versions are offered in

FUNCTIONAL BLOCK DIAGRAM



an industrial grade, -25°C to +85°C, packaged in a 28-lead DIP and a 28-lead JLCC. The military temperature range devices, -55°C to +125°C, are available in ceramic DIP and LCC packages and are compliant to MIL-STD-883 Class B.

The AD9012 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9012/883B data sheet for detailed specifications.

AD9012—SPECIFICATIONS

$\textbf{ELECTRICAL CHARACTERISTICS} \quad (+\text{V}_{\text{S}} = +5.0 \text{ V}; -\text{V}_{\text{S}} = -5.2 \text{ V}; \text{ Differential Reference Voltage} = 2.0 \text{ V}; \text{ unless otherwise noted})$

Description	Parameter	Temp	Test Level	AI Min	09012A0 Typ	Q/AJ Max	AE Min	9012B(Typ	Q/BJ Max	AD Min	9012SC Typ	Q/SE Max		9012T(Typ	Q/TE Max	Units
Differential Linearity 425°C 1 0.6 0.75 0.4 0.5 0.5 0.6 0.75 0.0 0.75 1.5	RESOLUTION			8			8			8			8			Bits
Differential Linearity 425°C 1 0.6 0.75 0.4 0.5 0.5 0.0 0.75 0.0 0.75 1.5	DC ACCURACY															
Integral Linearity #25°C Full VI GUARANTEED G		+25°C	I		0.6	0.75		0.4	0.5		0.6	0.75		0.4	0.5	LSB
Full VI GUARANTEED Full VI GUARANTEED GUARANTEED GUARANTEED GUARANTEED GUARANTEED CONTRIBUTION																LSB
No Missing Codes	Integral Linearity		I		0.6			0.4			0.6			0.4		LSB
NITIAL OFFSET ERROR Top of Reference Ladder Full VI	No Missing Codes			GIIA	DANTE		GU	ΔΡΔΝΊΤ		GII	ΔΡΔΝΓ		GI	ΙΔΡΔΝΊ		LSB
Top of Reference Ladder		1 un	V1	GUA	IXAN I I	1110	GC.	AKANI	EED	30	AIXAIN .	TEED	GC	MIMIN	TEED	
Note		. 2500			_			_			_			_		.,
Bottom of Reference Ladder 425°C T 6 10 6 10 6 10 13 13 13 13 13 13 13	Top of Reference Ladder		l .		7			7			7			7		1
Offset Drift Coefficient Full V V 25 13 25 13 25 13 13 13 13 14 13 14 14	Bottom of Reference Ladder				6			6			6			6		1
ANALOG INPUT Input Bias Current¹	Bottom of reference Eddaer		l .		Ü			Ü			Ü			Ü		mV
Input Bias Current	Offset Drift Coefficient	Full	V		25			25			25			25		μV/°C
Input Bias Current	ANALOG INPLIT															
Part		+25°C	I		60	200		60	200		60	200		60	200	μA
Input Capacitance	•	Full	VI			200			200			200			200	
Large Signal Bandwidth ²			I	25			25			25			25			kΩ
Analog Input Slew Rate³			l .			18			18			18			18	
REFERENCE INPUT Reference Ladder Resistance Ladder Temperature Coefficient Reference Input Bandwidth																
Reference Ladder Resistance Ladder Temperature Coefficient Reference Input Bandwidth 25°C V 0.25 10 0.25 0.		723 C	v		440			440			440			440		V/μS
Ladder Temperature Coefficient Reference Input Bandwidth		. 2500		40	0.0	110	40	0.0	110	1.0	0.0	110	40	0.0	110	
Reference Input Bandwidth		+25°C		40		110	40		110	40		110	40		110	Ω Ω/°C
DYNAMIC PERFORMANCE		+25°C														MHz
Conversion Rate A25°C I 75 100 75 100 75 100 3.8 3.9 3.9 3.9 3.9 3.9 3.9 3.9 3.9 3.9 3.9 3.9 3		123 0	•					10						10		141112
Aperture Delay Aperture Uncertainty (Jitter) Aperture Uncertainty (Jitter) Output Delay (tpp) ^{4,5} Aperture Uncertainty (Jitter) Output Delay (tpp) ^{4,5} Transient Response 425°C V 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		1.25°C	т .	75	100		75	100		75	100		75	100		MSPS
Aperture Uncertainty (Jitter)				13			13			15			13			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																
Overvoltage Recovery Time ⁷ +25°C V 8 8 8 8 8 ns Output Rise Time ⁴ +25°C I 6.6 8.0 6.6 8.0 6.6 8.0 6.6 8.0 ns Output Rise Time ⁴ +25°C I 3.3 4.3 3.3 4.3 3.3 4.3 3.3 4.3 3.3 4.3 3.3 4.3 ns Output Rill Time ⁴ +25°C V 3.0 3.0 3.0 3.0 3.0 3.0 ns DUGUT Stronger Str	Output Delay $(t_{PD})^{4,5}$		I	4	4.9	11	4		11	4	4.9	11	4		11	_
Output Rise Time ⁴ +25°C I 6.6 8.0 6.6 8.0 6.6 8.0 6.6 8.0 ns Output Fall Time ⁴ +25°C I 3.3 4.3 3.0 0 2.0																ns
Output Fall Time ⁴ Output Time Skew ^{4,8} +25°C I 3.3 4.3 3.3 4.3 3.3 4.3 3.3 4.3 3.3 4.3 3.0 3.0 3.0 ns ENCODE INPUT Logic "1" Voltage ⁴ Logic "0" Voltage ⁴ Full Full VI 2.0 2.0 2.0 V V V V Logic "1" Current Full VI 2.0 2.0 2.0 0.8 0.8 0.8 V V Logic "0" Current Full VI 250 250 250 250 250 µA 400 400 400 400 400 µA µA µA µA µA µA µA 0.8 0.8 V 2.5 µA 2.5 2.5 2.5 µA 2.5 µA 2.5 µA 2.5 µA 2.5 µA 2.5 µA 2.5 2.5 µA 2.5 µA 2.5 µA 2.5 µA 2.5 µA 2.5 µA						0.0			0.0			0.0			0.0	
Output Time Skew ^{4, 8} +25°C V 3.0 3.0 3.0 3.0 3.0 ns ENCODE INPUT Logic "1" Voltage ⁴ Logic "0" Voltage ⁴ Full Full VI VI 2.0 2.0 2.0 2.0 V Logic "1" Voltage ⁴ Logic "1" Current Full Full VI VI 250 250 250 250 250 250 250 μA Logic "0" Current Input Capacitance +25°C V 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 pF Encode Pulsewidth (Low) ⁹ Encode Pulsewidth (High) ⁹ +25°C I 2.5 2.5 2.5 2.5 2.5 2.5 2.5 ns OVERFLOW INHIBIT INPUT 0 V Input Current Full VI 200 250 200 250 200 250 200 250 μA AC LINEARITY ¹⁰ Effective Bits ¹¹ In-Band Harmonics dc to 1.23 MHz +25°C V 7.5 7.5 7.5 7.5 8bit dc to 9.3 MHz 425°C V 50 50			l .													
ENCODE INPUT Logic "1" Voltage ⁴ Logic "0" Voltage ⁴ Full VI Logic "1" Current Full VI Logic "0" Current Full VI Logic "1" Voltage 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.			l .			4.5			4.5			4.5			4.5	
Logic "1" Voltage ⁴																
Logic "0" Voltage ⁴ Full VI VI 250		Full	VI	2.0			2.0			2.0			2.0			V
Logic "1" Current Full VI 250 250 250 250 400 4				2.0		0.8	2.0		0.8	2.0		0.8	2.0		0.8	
Input Capacitance																
Encode Pulsewidth (Low) ⁹		Full	VI			400			400			400			400	μA
Encode Pulsewidth (High) ⁹				l	2.5			2.5			2.5			2.5		1 -
OVERFLOW INHIBIT INPUT Full VI 200 250 200 250 200 250 μΑ AC LINEARITY ¹⁰ Effective Bits ¹¹ In-Band Harmonics dc to 1.23 MHz dc to 9.3 MHz dc to 19.3 MHz dc to 1			I							1						
0 V Input Current Full VI 200 250 200 250 200 250 200 250 μΑ AC LINEARITY ¹⁰ Effective Bits ¹¹ In-Band Harmonics do to 1.23 MHz do to 9.3 MHz do to 19.3 MHz had been supported by the		+25°C	1	2.5			2.5			2.5			2.5			ns
AC LINEARITY ¹⁰ Effective Bits ¹¹ In-Band Harmonics dc to 1.23 MHz dc to 9.3 MHz dc to 19.3 MHz Signal-to-Noise Ratio ¹² Noise Power Ratio ¹³ DIGITAL OUTPUT Logic "1" Voltage +25°C V 7.5 7.5 7.5 7.5 7.5 7.5 7.5 8its 48 55 48 55 48 55 48 55 48 55 48 55 48 55 48 65 50 50 50 48 65 50 48 65 48																
Effective Bits ¹¹		Full	VI		200	250		200	250		200	250		200	250	μΑ
In-Band Harmonics dc to 1.23 MHz +25°C I 48 55 48																
dc to 1.23 MHz +25°C I 48 55 48 55 48 55 dBox dc to 9.3 MHz +25°C V 50 50 50 50 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 46 47.6 46 47.6 46 47.6 46 47.6 46 47.6 46 47.6 37 <td></td> <td>+25°C</td> <td>V</td> <td></td> <td>7.5</td> <td></td> <td></td> <td>7.5</td> <td></td> <td></td> <td>7.5</td> <td></td> <td></td> <td>7.5</td> <td></td> <td>Bits</td>		+25°C	V		7.5			7.5			7.5			7.5		Bits
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1.2500	,	40			40			40			40			170
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			l .	48			48			48			48			
Signal-to-Noise Ratio ¹² +25°C I 46 47.6 46 47.6 46 47.6 dBo Noise Power Ratio ¹³ +25°C V 37 37 37 37 dBo DIGITAL OUTPUT Logic "1" Voltage Full VI 2.4 2.4 2.4 V			l .													dBc
Noise Power Ratio ¹³ +25°C V 37 37 37 37 37 dBo DIGITAL OUTPUT Logic "1" Voltage Full VI 2.4 2.4 2.4 V			l .	46			46			46			46			dBc
Logic "1" Voltage Full VI 2.4 2.4 2.4 V			V													dBc
Logic "1" Voltage Full VI 2.4 2.4 2.4 V	DIGITAL OUTPUT															
		Full	VI	2.4			2.4			2.4			2.4			V
Logic "0" Voltage Full VI 0.4 0.4 0.4 0.4 V	Logic "0" Voltage	Full	VI			0.4			0.4			0.4			0.4	V
POWER SUPPLY ¹⁴	POWER SUPPLY ¹⁴															
		+25°C	I		33	45		33	45		33	45		33	45	mA
	11 5 (2.3 1)		l .		-			-			-			-		mA
	Supply Current (-5.2 V)		l .		152			152			152			152		mA
	V . 1D . 5:		l .		0.5.5	191		0.5.5	191		0.5.5	191		0.5.5	191	mA
			l .													mW
			l .			2.5			2.5			2.5			2.5	mW mV/V

-2- REV. D

NOTES

¹Measured with Analog Input = 0 V.

²Measured by FFT analysis where fundamental is -3 dBc.

³Input slew rate derived from rise time (10% to 90%) of full-scale step input.

⁴Outputs terminated with two equivalent 'LS00 type loads. (See load circuit.)

⁵Measured from ENCODE into data out for LSB only.

⁶For full-scale step input, 8-bit accuracy is attained in specified time.

⁷Recovers to 8-bit accuracy in specified time, after 150% full-scale input overvoltage.

⁸Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

⁹ENCODE signal rise/fall times should be less than 30 ns for normal operation.

¹⁰Measured at 75 MSPS encode rate. Harmonic data based on worst case harmonics.

¹¹Analog input frequency = 1.23 MHz.

¹²RMS signal to rms noise, including harmonics with 1.23 MHz. analog input signal.

 $^{13}\mbox{NPR}$ measured @ 0.5 MHz. Noise Source is 250 mW (rms) from 0.5 MHz

 14 Supplies should remain stable within $\pm 5\%$ for normal operation.

 15 Measured at -5.2 V \pm 5% and +5.0 V \pm 5%.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

ADSOLUTE MERAINIUM RETINGS
Positive Supply Voltage (+V _S)+6 V
Analog to Digital Supply Voltage Differential $(-V_S)$ 0.5 V
Negative Supply Voltage (-V _S)6 V
Analog Input Voltage $-V_S$ to +0.5 V
ENCODE Input Voltage0.5 V to +5 V
OVERFLOW INH Input Voltage5.2 V to 0 V
Reference Input Voltage $(+V_{REF}-V_{REF})^2$ 3.5 V to +0.1 V
Differential Reference Voltage2.1 V
Reference Midpoint Current ±4 mA
Digital Output Current 30 mA
Operating Temperature Range
AD9012AQ/BQ/AJ/BJ25°C to +85°C
AD9012SE/SQ/TE/TQ55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature ³ +175°C
Lead Soldering Temperature (10 sec)+300°C
NOTES

NOTES

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $^{2}+V_{REF} \ge -V_{REF}$ under all circumstances.

³Maximum junction temperature (t₁ max) should not exceed +175°C for ceramic packages, and +150°C for plastic packages:

 $t_I = PD (\theta_{IA}) + t_A$

PD (θ_{JC}) + tc

where

PD = power dissipation

 θ_{IA} = thermal impedance from junction to ambient (°C/W)

 θ_{IC} = thermal impedance from junction to case (°C/W)

 t_A = ambient temperature (°C)

 t_C = case temperature (°C)

typical thermal impedances are:

Ceramic DIP $\theta_{IA} = 42^{\circ}\text{C/W}$; $\theta_{IC} = 10^{\circ}\text{C/W}$

Ceramic LCC $\theta_{IA} = 50^{\circ}\text{C/W}$; $\theta_{IC} = 15^{\circ}\text{C/W}$

JLCC $\theta_{IA} = 59^{\circ}\text{C/W}$; $\theta_{IC} = 15^{\circ}\text{C/W}$.

Recommended Operating Conditions

	Input Voltage						
Parameter	Min	Nominal	Max				
$-V_S$	-5.46	-5.20	-4.94				
$+V_S$	+4.75	5.00	+5.25				
$+V_{REF}$	$-V_{REF}$	0.0 V	+0.1				
$-V_{REF}$	-2.1	-2.0	$+V_{REF}$				
Analog Input	$-V_{REF}$		$+V_{ m REF}$				




Figure 1. Load Circuit

EXPLANATION OF TEST LEVELS

Test Level

I - 100% production tested.

II - 100% production tested at +25°C, and sample tested at specified temperatures. AC testing done on sample basis.

III - Sample tested only.

IV - Parameter is guaranteed by design and characterization

V - Parameter is a typical value only.

VI – All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; guaranteed by design and characterization testing for industrial devices.

ORDERING GUIDE

Device	Linearity	Temperature Ranges	Package Options*
AD9012AQ	0.75 LSB	−25°C to +85°C	Q-28
AD9012BQ	0.50 LSB	−25°C to +85°C	Q-28
AD9012AJ	0.75 LSB	−25°C to +85°C	J-28A
AD9012BJ	0.50 LSB	−25°C to +85°C	J-28A
AD9012SQ	0.75 LSB	−55°C to +125°C	Q-28
AD9012SE	0.75 LSB	−55°C to +125°C	E-28A
AD9012TQ	0.50 LSB	−55°C to +125°C	Q-28
AD9012TE	0.50 LSB	−55°C to +125°C	E-28A

*E = Leadless Ceramic Chip Carrier; J = Ceramic Leaded Chip Carrier; Q = Cerdip.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9012 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




AD9012

PIN FUNCTION DESCRIPTIONS

Pin#	Name	Description							
1 2	DIGITAL +V _S OVERFLOW INH	One of three positive digital supply pins (nominally +5.0 V). OVERFLOW INHIBIT controls the data output coding for overvoltage inputs (AIN \geq + V_{REF}).							
		ANALOG INPUT	OVERFLOW ENABLED (FLOATING) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈	OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈					
		$V_{\text{IN}} \ge + V_{\text{REF}}$ $V_{\text{IN}} < + V_{\text{REF}}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 1 1 1 1 1 1 1 1 0 X X X X X X X X X					
3	HYSTERESIS		s control voltage varies the comparator hyste -5.2 V to -2.2 V at the Hysteresis control pin						
4	+V _{REF}	The most pos	itive reference voltage for the internal resistor	r ladder.					
5	ANALOG INPUT		alog input pins. Both analog input pins shou						
6	ANALOG GROUND		One of two analog ground pins. Both analog ground pins should be connected together.						
7	ENCODE	TTL level encode command input. ENCODE is rising edge sensitive.							
8	DIGITAL +V _S		One of three positive digital supply pins (nominally +5.0 V).						
9	ANALOG GROUND		alog ground pins. Both analog ground pins s						
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.							
11	-V _{REF}	The most negative reference voltage for the internal resistor ladder.							
12	REF _{MID}	The midpoint tap on the internal resistor ladder.							
13	DIGITAL +V _S	One of three positive digital supply pins (nominally +5.0 V).							
14	DIGITAL –V _S	One of two negative digital supply pins (nominally –5.2 V). Both digital supply pins should be connected together.							
15	D ₁ (LSB)	Digital data of	utput. D ₁ (LSB) is the least significant bit of	the digital output word.					
16-19	D_2-D_5	Digital data o							
20	DIGITAL GROUND		gital ground pins. Both digital grounds pins						
21, 22	ANALOG –V _S	One of two no connected tog	egative analog supply pins (nominally –5.2 V) gether.). Both analog supply pins should be					
23	DIGITAL GROUND	One of two di	gital ground pins. Both digital ground pins sl	hould be connected together.					
24, 25	D_6, D_7	Digital data output.							
26	D_8 (MSB)	Digital data output D_8 (MSB) is the most significant bit of the digital output word.							
27	OVERFLOW		output. Logic HIGH indicates an input ove INHIBIT is enabled (overflow enabled, floa						
28	DIGITAL –V _S		egative digital supply pins (nominally –5.2 V)						

PIN CONFIGURATIONS



-4- REV. D




Figure 2. Timing Diagram





Figure 3. Input Output Circuits

DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions
Pad Dimensions
Metalization
Backing None
Substrate PotentialV _S
Passivation Nitride
Die Attach Gold Eutectic (Ceramic)
Epoxy (Plastic)
Bond Wire 1–1.3 mil Gold; Gold Ball Bonding




Figure 4. Burn-In Diagram

REV. D _5_

AD9012

APPLICATION INFORMATION

The AD9012 is compatible with all standard TTL logic families. However, to operate at the highest encode rates, the supporting logic around the AD9012 will need to be equally fast. Two possible choices are the AS and the ALS families. Whichever of the TTL logic families is used, special care must be exercised to keep digital switching noise away from the analog circuits around the AD9012. The two most critical items are the digital supply lines and the digital ground return.

The input capacitance of the AD9012 is an exceptionally low 16 pF. This allows the use of a wide range of input amplifiers, both hybrid and monolithic. To take full advantage of the 160 MHz input bandwidth of the AD9012, a hybrid amplifier like the AD9610/AD9611 will be required. For those applications that do not require the full input bandwidth of the AD9012, some of the more traditional monolithic amplifiers, like the AD846, should work very well. Overall performance with monolithic amplifiers can be improved by inserting a 40 Ω resistor in series with the amplifier output.

The output data is buffered through the TTL compatible output latches. In addition to the latch propagation delay (t_{PD}) , all data is delayed by one clock cycle, before becoming available at the outputs. Both the analog-to-digital conversion cycle and the data transfer to the output latches are triggered on the rising edge of the TTL-compatible ENCODE signal (see timing diagram).

The AD9012 also incorporates a HYSTERESIS control pin which provides from 0 mV to 10 mV of additional hysteresis in the comparator input stages. Adjustments in the HYSTERESIS control voltage may help to improve noise immunity and overall performance in harsh environments.

The OVERFLOW INHIBIT pin of the AD9012 determines how the converter handles overrange inputs (AIN \geq + V_{REF}). In the "enabled" state (floating at –5.2 V), the OVERFLOW output will be at logic HIGH and all other outputs will be at logic LOW for overrange inputs (return-to-zero operation). In the "inhibited" state (tied to ground), the OVERFLOW output will be at logic LOW for overrange inputs, and all other digital outputs will be at logic HIGH (nonreturn-to-zero operation).

The AD9012 provides outstanding error rate performance. This is due to tight control of comparator offset matching and a fault tolerant decoding stage. Additional improvements in error rate are possible through the addition of hysteresis (see HYSTER-ESIS control pin). This level of performance is extremely important in fault sensitive applications such as digital radio (QAM).

Dramatic improvements in comparator design and construction give the AD9012 excellent dynamic characteristics, namely SNR (signal-to-noise ratio). The 160 MHz input bandwidth and low error rate performance give the AD9012 an SNR of 47 dB with a 1.23 MHz input. High SNR performance is particularly important in broadcast video applications where signals may pass through the converter several times before the processing is complete. Pulse signature analysis, commonly performed in advanced radar receivers, is another area that is especially dependent on high quality dynamic performance.

LAYOUT SUGGESTIONS

Designs using the AD9012, like all high-speed devices, must follow a few basic layout rules to insure optimum performance. Essentially, these guidelines are meant to avoid many of the problems associated with high-speed designs. The first requirement is for a substantial ground plane around and under the AD9012. Separate ground plane areas for the digital and analog components may be useful, but the separate grounds should be connected together at the AD9012 to avoid the effects of "ground loop" currents.

The second area that requires an extra degree of attention involves the three reference inputs, $+V_{REF}$, REF_{MID} , and $-V_{REF}$. The $+V_{REF}$ input and the $-V_{REF}$ input should both be driven from a low impedance source (note that the $+V_{REF}$ input is typically tied to analog ground). A low drift amplifier should provide satisfactory results, even over an extended temperature range. Adjustments at the REF_{MID} input may be useful in improving the integral linearity by correcting any reference ladder skews.

The reference inputs should be adequately decoupled to ground through 0.1 μF chip capacitors to limit the effects of system noise on conversion accuracy. The power supply pins must also be decoupled to ground to improve noise immunity; 0.1 μF and 0.01 μF chip capacitors should be very effective.

The analog input signal is brought into the AD9012 through two separate input pins. It is very important that the two input pins be driven symmetrically with equal length electrical connections. Otherwise, aperture delay errors may degrade converter performance at high frequencies.




Figure 5. Typical Application

6 REV. D




Figure 6. Evaluation Circuit





Figure 7. Dynamic Performance

REV. D -7-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead JLCC (J-28A)




28-Lead Cerdip (Q-28)



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH LEADS ARE SOLDER OR TIN PLATED KOVAR OR ALLOY 42

28-Terminal Leadless Chip Carrier (E-28A)



NOTES

THIS DIMENSION CONTROLS THE OVERALL PACKAGE THICKNESS.

²APPLIES TO ALL FOUR SIDES.
TERMINALS ARE GOLD PLATED OR SOLDER DIPPED.