
SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

- 150 mW Stereo Output
- PC Power Supply Compatible
 Fully Specified for 3.3 V and 5 V Operation
 - Operation to 2.5 V
- Pop Reduction Circuitry
- Internal Midrail Generation
- Thermal and Short-Circuit Protection
- Surface-Mount Packaging
 - PowerPAD[™] MSOP
 - SOIC
- Pin Compatible With LM4880 and LM4881 (SOIC)

description

The TPA122 is a stereo audio power amplifier packaged in either an 8-pin SOIC, or an 8-pin PowerPAD[™] MSOP package capable of delivering 150 mW of continuous RMS power per channel into 8-Ω loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10.

THD+N when driving an 8- Ω load from 5 V is 0.1% at 1 kHz, and less than 2% across the audio band of 20 Hz to 20 kHz. For 32- Ω loads, the THD+N is reduced to less than 0.06% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-k Ω loads, the THD+N performance is 0.01% at 1 kHz, and less than 0.02% across the audio band of 20 Hz to 20 kHz.



typical application circuit




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated



SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

AVAILABLE OPTIONS						
	PACKAGE	MSOP				
TA	SMALL OUTLINE [†] (D)	MSOP [†] (DGN)	Symbolization			
-40°C to 85°C	TPA122DGN	TI AAE				
+						

[†] The D and DGN package is available in left-ended tape and reel only (e.g., TPA122DR, TPA122DGNR).

Terminal Functions

TERMINA	4L	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BYPASS	3	I	Tap to voltage divider for internal mid-supply bias supply. Connect to a 0.1 μF to 1 μF low ESR capacitor for best performance.
GND	4	I	GND is the ground connection.
IN1-	2	I	IN1– is the inverting input for channel 1.
IN2-	6	I	IN2- is the inverting input for channel 2.
SHUTDOWN	5	I	Puts the device in a low quiescent current mode when held high
V _{DD}	8	Ι	V _{DD} is the supply voltage terminal.
V _O 1	1	0	V _O 1 is the audio output for channel 1.
V _O 2	7	0	V _O 2 is the audio output for channel 2.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD}	
Input voltage, V ₁	–0.3 V to V _{DD} + 0.3 V
Continuous total power dissipation	internally limited
Operating junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W ‡	17.1 mW/°C	1.37 W	1.11 W

[‡] Please see the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of that document.

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2.5	5.5	V
Operating free-air temperature, T _A	-40	85	°C
High-level input voltage, VIH (SHUTDOWN)	$0.80 \times V_{DD}$		V
Low-level input voltage, VIL (SHUTDOWN)		$0.40 \times V_{DD}$	V



dc electrical characteristics at T_{A} = 25°C, V_{DD} = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voo	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	V _{DD} = 3.2 V to 3.4 V		83		dB
IDD	Supply current	$V_{DD} = 2.5$, SHUTDOWN = 0 V		1.5	3	mA
IDD(SD)	Supply current in SHUTDOWN mode	$V_{DD} = 2.5$, SHUTDOWN = V_{DD}		10	50	μΑ
Zl	Input impedance			>1		MΩ

ac operating characteristics, V_DD = 3.3 V, T_A = 25°C, R_L = 8 Ω

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	THD ≤ 0.1%	70 †	mW
THD+N	Total harmonic distortion + noise	P _O = 70 mW, 20–20 kHz	2%	
BOM	Maximum output power BW	G = 10, THD <5%	>20	kHz
	Phase margin	Open loop	58°	
	Supply ripple rejection	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P _O = 100 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms)

[†]Measured at 1 kHz

dc electrical characteristics at T_A = 25°C, V_{DD} = 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voo	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	$V_{DD} = 4.9 V \text{ to } 5.1 V$		76		dB
IDD	Supply current	SHUTDOWN = 0 V		1.5	3	mA
IDD(SD)	Supply current in SHUTDOWN mode	SHUTDOWN = V_{DD}		60	100	μΑ
Ілні	High-level input current (SHUTDOWN)	$V_{DD} = 5.5 V, V_I = V_{DD}$			1	μΑ
I _{IL}	Low-level input current (SHUTDOWN)	$V_{DD} = 5.5 V, V_{I} = 0 V$			1	μA
ZI	Input impedance			>1		MΩ

ac operating characteristics, V_DD = 5 V, T_A = 25°C, R_L = 8 Ω

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	$THD \leq 0.1\%$	70†	mW
THD+N	Total harmonic distortion + noise	P _O = 150 mW, 20–20 kHz	2%	
ВОМ	Maximum output power BW	G = 10, THD <5%	>20	kHz
	Phase margin	Open loop	56°	
	Supply ripple rejection ratio	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P _O = 150 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms)

[†]Measured at 1 kHz



SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

ac operating characteristics, V_DD = 3.3 V, T_A = 25°C, R_L = 32 Ω

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PO	Output power (each channel)	THD ≤ 0.1%	40 †	mW
THD+N	Total harmonic distortion + noise	P _O = 30 mW, 20–20 kHz	0.5%	
BOM	Maximum output power BW	G = 10, THD <2%	>20	kHz
	Phase margin	Open loop	58°	
	Supply ripple rejection	f = 1 kHz	68	dB
	Channel/channel output separation	f = 1 kHz	86	dB
SNR	Signal-to-noise ratio	P _O = 100 mW	100	dB
V _n	Noise output voltage		9.5	μV(rms)

[†]Measured at 1 kHz

ac operating characteristics, V_DD = 5 V, T_A = 25°C, R_L = 32 Ω

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Output power (each channel)	$THD \leq 0.1\%$	40†	mW
Total harmonic distortion + noise	$P_{O} = 60 \text{ mW}, 20-20 \text{ kHz}$	0.4%	
Maximum output power BW	G = 10, THD <2%	>20	kHz
Phase margin	Open loop	56°	
Supply ripple rejection	f = 1 kHz	68	dB
Channel/channel output separation	f = 1 kHz	86	dB
Signal-to-noise ratio	P _O = 150 mW	100	dB
Noise output voltage		9.5	μV(rms)
	Output power (each channel) Total harmonic distortion + noise Maximum output power BW Phase margin Supply ripple rejection Channel/channel output separation Signal-to-noise ratio	$\begin{tabular}{ c c c c } \hline Output power (each channel) & THD \le 0.1\% \\ \hline Total harmonic distortion + noise & P_O = 60 mW, 20-20 kHz \\ \hline Maximum output power BW & G = 10, & THD <2\% \\ \hline Phase margin & Open loop \\ \hline Supply ripple rejection & f = 1 kHz \\ \hline Channel/channel output separation & f = 1 kHz \\ \hline Signal-to-noise ratio & P_O = 150 mW \\ \hline \end{tabular}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $


[†]Measured at 1 kHz



			FIGURE
THD+N	Total harmonic distortion plus noise	vs Frequency	1, 2, 4, 5, 7, 8, 10, 11, 13, 14, 16, 17, 34, 36
		vs Power output	3, 6, 9, 12, 15, 18
	Supply ripple rejection	vs Frequency	19, 20
V _n	Output noise voltage	vs Frequency	21, 22
	Crosstalk	vs Frequency	23–26, 37, 38
	Mute attenuation	vs Frequency	27, 28
	Open-loop gain and phase margin	vs Frequency	29, 30
	Output power	vs Load resistance	31, 32
	Phase	vs Frequency	39–44
IDD	Supply current	vs Supply voltage	33
SNR	Signal-to-noise ratio	vs Voltage gain	35
	Closed-loop gain	vs Frequency	39–44
	Power dissipation/amplifier	vs Output power	45, 46




SLOS211D - AUGUST1998 - REVISED OCTOBER 2002






SLOS211D - AUGUST1998 - REVISED OCTOBER 2002






SLOS211D - AUGUST1998 - REVISED OCTOBER 2002












SLOS211D - AUGUST1998 - REVISED OCTOBER 2002


























Figure 30











SLOS211D - AUGUST1998 - REVISED OCTOBER 2002






SLOS211D - AUGUST1998 - REVISED OCTOBER 2002













SLOS211D - AUGUST1998 - REVISED OCTOBER 2002







TYPICAL CHARACTERISTICS

APPLICATION INFORMATION

gain setting resistors, R_F and R_I

The gain for the TPA122 is set by resistors R_F and R_I according to equation 1.

$$Gain = -\left(\frac{R_F}{R_I}\right)$$
(1)

Given that the TPA122 is a MOS amplifier, the input impedance is very high. Consequently input leakage currents are not generally a concern, although noise in the circuit increases as the value of R_F increases. In addition, a certain range of R_F values is required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k Ω and 20 k Ω . The effective impedance is calculated in equation 2.

Effective Impedance =
$$\frac{R_F R_I}{R_F + R_I}$$
 (2)

As an example, consider an input resistance of 20 k Ω and a feedback resistor of 20 k Ω . The gain of the amplifier would be -1 and the effective impedance at the inverting terminal would be 10 k Ω , which is within the recommended range.



SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

APPLICATION INFORMATION

gain setting resistors, R_F and R_I (continued)

For high performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of R_F above 50 k Ω , the amplifier tends to become unstable due to a pole formed from R_F and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with R_F . This, in effect, creates a low-pass filter network with the cutoff frequency defined in equation 3.

$$f_{c(lowpass)} = \frac{1}{2\pi R_F C_F}$$
(3)

For example, if R_F is 100 k Ω and C_F is 5 pF then $f_{c(lowpass)}$ is 318 kHz, which is well outside the audio range.

input capacitor, CI

In the typical application, an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_I and R_I form a high-pass filter with the corner frequency determined in equation 4.

$$f_{c(highpass)} = \frac{1}{2\pi R_{I}C_{I}}$$
 (4)

The value of C₁ is important to consider, as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R₁ is 20 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as equation 5.

$$C_{I} = \frac{1}{2\pi R_{I} f_{c(high pass)}}$$
(5)

In this example, C_I is 0.40 μ F, so one would likely choose a value in the range of 0.47 μ F to 1 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R_I , C_I) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (> 10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. Please note that it is important to confirm the capacitor polarity in the application.

power supply decoupling, CS

The TPA122 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, placed as close as possible to the device V_{DD} lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the power amplifier is recommended.



APPLICATION INFORMATION

midrail bypass capacitor, CB

The midrail bypass capacitor, C_B , serves several important functions. During start-up, C_B determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 160-k Ω source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in equation 6 should be maintained.

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}} \times 160 \ \mathsf{k}\Omega\right)} \leq \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \tag{6}$$

As an example, consider a circuit where C_B is 1 μ F, C_I is 1 μ F, and R_I is 20 k Ω . Inserting these values into the equation 9 results in: $6.25 \le 50$ which satisfies the rule. Bypass capacitor, C_B , values of 0.1 μ F to 1 μ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

output coupling capacitor, C_C

In the typical single-supply single-ended (SE) configuration, an output coupling capacitor (C_C) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 7.

$$f_{c} = \frac{1}{2\pi R_{L}C_{C}}$$
(7)

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of C_C are required to pass low frequencies into the load. Consider the example where a C_C of 68 μ F is chosen and loads vary from 32 Ω to 47 k Ω . Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	с _С	LOWEST FREQUENCY
32 Ω	68 μF	73 Hz
10,000 Ω	68 μF	0.23 Hz
47,000 Ω	68 μF	0.05 Hz

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is very good.

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}}\times 160 \ \mathsf{k}\Omega\right)} \leq \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \ll \frac{1}{\mathsf{R}_{\mathsf{L}}\mathsf{C}_{\mathsf{C}}}$$



(8)

SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

APPLICATION INFORMATION

using low-ESR capacitors

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V versus 3.3-V operation

The TPA122 was designed for operation over a supply range of 2.7 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation since these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. Supply current is slightly reduced from 3.5 mA (typical) to 2.5 mA (typical). The most important consideration is that of output power. Each amplifier in the TPA122 can produce a maximum voltage swing of $V_{DD} - 1$ V. This means, for 3.3-V operation, clipping starts to occur when $V_{O(PP)} = 2.3$ V as opposed when $V_{O(PP)} = 4$ V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.




SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLOS211D - AUGUST1998 - REVISED OCTOBER 2002

MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.

D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated