FAIRCHILD

SEMICONDUCTOR

MM74C165 Parallel-Load 8-Bit Shift Register

General Description

The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (\overline{PL}) is low. Shifting is inhibited as long as \overline{PL} is low. Data is sequentially shifted from complementary outputs, Q_7 and $\overline{Q_7}$, highest-order bit (P7) first. New serial data may be entered via the SERIAL DATA (Ds) input. Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2. Clock inputs may be used separately or together for combined clocking from independent sources. Either clock input may be used also as an active-low clock enable. To prevent double-clocking when a clock input is used as an enable,

October 1987 Revised January 1999

the enable must be changed to a high level (disabled) only

■ Low power TTL compatibility: fan out of 2 driving 74L

■ Wide supply voltage range: 3V to 15V

■ High noise immunity: 0.45 V_{CC} (typ.)

Parallel loading independent of clock

■ Guaranteed noise margin: 1V

while the clock is HIGH.

Features


Dual clock inputs


Fully static operation

Order Number Package Number Package Description MM74165N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram

Ordering Code:





Truth Table

State	Inputs				Internal		Outputs		
	PL	Clock1	Clock2	Ds	P0 thru P7	QO	Q1	Q7	Q7
			(as enable)						
Parallel Load	L	Х	Х	Х	P0P7	P0	P1	P7	P7
Enable	Н	L	L	Х	Х	P0	P1	P7	P7
Shift (with Ds)	Н	↑	L	н	Х	Н	P0	P6	P6
Shift (with Ds)	Н	↑	L	L	Х	L	Н	P5	P5
Hold (Disable)	н	1 1	Н	Х	Х	L	Н	P5	P5

 $\begin{array}{l} X = Don't \ Care \\ H = V_{IN(1)} \end{array}$

 $\begin{array}{l} H=v_{IN(1)}\\ L=V_{IN(0)}\\ ^{+}=Clock transition from V_{IN(0)} to V_{IN(1)}\\ P0 thru P7=Data present (and loaded into) parallel inputs\\ Q0 thru Q6=Internal flip-flop outputs \end{array}$

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to $V_{CC}{+}0.3V$
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Absolute Maximum V _{CC}	18V
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW

Operating V_{CC} Range Lead Temperature (Soldering, 10 seconds) MM74C165

3V to 15V

260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоз		I			
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
		$V_{CC} = 10V$	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
		$V_{CC} = 10V$			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V$, $I_{O} = -10 \ \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = +10 \ \mu A$			0.5	V
		$V_{CC} = 10V$, $I_{O} = +10 \ \mu A$			1.0	V
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
Icc	Supply Current	$V_{CC} = 15V$		0.05	300	μΑ
CMOS TO	LPTTL INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = -360 \ \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$			0.4	V
	RIVE (See Family Characteristics	Data Sheet) (short circuit current)				
ISOURCE	Output Source Current	$V_{CC} = 5V$	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
ISOURCE	Output Source Current	$V_{CC} = 10V$	-8.0	-15		mA
	(P-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
I _{SINK}	Output Sink Current	$V_{CC} = 5V$	1.75	3.6		mA
	(N-Channel)	$T_A = 25^{\circ}C, V_{OUT} = V_{CC}$				
I _{SINK}	Output Sink Current	$V_{CC} = 10V$	8.0	16		mA
	(N-Channel)	$T_A = 25^{\circ}C, V_{OUT} = V_{CC}$				


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or	$V_{CC} = 5V$		200	400	ns
	Logical "1" from Clock or Load to Q or \overline{Q}	$V_{CC} = 10V$		80	200	ns
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or	$V_{CC} = 5V$		200	400	ns
1	Logical "1" from H to Q or \overline{Q}	$V_{CC} = 10V$		80	200	ns
t _S	Clock Inhibit Set-up Time	$V_{CC} = 5V$	150	75		ns
		$V_{CC} = 10V$	60	30		ns
t _S	Serial Input Set-up Time	$V_{CC} = 5V$	50	25		ns
		$V_{CC} = 10V$	30	15		ns
t _H	Serial Input Hold Time	$V_{CC} = 5V$	50	0		ns
		$V_{CC} = 10V$	30	0		ns
t _S	Parallel Input Set-Up Time	$V_{CC} = 5V$	150	75		ns
		$V_{CC} = 10V$	60	30		ns
t _H	Parallel Input Hold Time	$V_{CC} = 5V$	50	0		ns
		$V_{CC} = 10V$	30	0	200 100	ns
t _W	Minimum Clock Pulse Width	$V_{CC} = 5V$		70	200	ns
		$V_{CC} = 10V$		30	100	ns
t _W	Minimum Load Pulse Width	$V_{CC} = 5V$		85	180	ns
		$V_{CC} = 10V$		30	90	ns
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$	2.5	6		MHz
		$V_{CC} = 10V$	5	12		MHz
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$	10			μs
		$V_{CC} = 10V$	5			μs
CIN	Input Capacitance	(Note 3)		5		pF
C _{PD}	Power Dissipation Capacitance	(Note 4)		65		pF


Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics application note AN-90.

Switching Time Waveform







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.