
SN74LVC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT


SCES223J - APRIL 1999 - REVISED MAY 2003

- Available in the Texas Instruments NanoStar[™] and NanoFree[™] Packages
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 3.7 ns at 3.3 V
- Low Power Consumption, 10-µA Max ICC
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information



YEA, YEP, YZA OR YZP PACKAGE (BOTTOM VIEW)



This bus buffer gate is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G125 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

т _А	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]
	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA		SN74LVC1G125YEAR	
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Reel of 3000	SN74LVC1G125YZAR	OM
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Reel of 3000	SN74LVC1G125YEPR	CM_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC1G125YZPR	
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1G125DBVR	C25
	301 (301-23) - DBV	Reel of 250	SN74LVC1G125DBVT	025_
	SOT (SC-70) – DCK	Reel of 3000	SN74LVC1G125DCKR	СМ
	301 (30-70) - DOK	Reel of 250	SN74LVC1G125DCKT	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

 ‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SN74LVC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES223J – APRIL 1999 – REVISED MAY 2003


description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION	TABLE

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	$\dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	
Continuous output current, I _O	
Continuous current through V_{CC} or GND	
Package thermal impedance, $\tilde{\theta}_{JA}$ (see Note 3): DBV package	
DCK package	
YEA/YZA package	
YEP/YZP package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT					
Vaa	Supplyveltage	Operating	1.65	5.5	V					
Vcc	Supply voltage	Data retention only	1.5		v					
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$							
M		V_{CC} = 2.3 V to 2.7 V	1.7		V					
VIН	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		v					
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$0.7 \times V_{CC}$							
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$						
M		V _{CC} = 2.3 V to 2.7 V		0.7						
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V					
		V_{CC} = 4.5 V to 5.5 V		$0.3 \times V_{CC}$						
VI	Input voltage		0	5.5	V					
Vo	Output voltage		0	VCC	V					
	I _{OH} High-level output current	V _{CC} = 1.65 V		-4						
		V _{CC} = 2.3 V		-8						
ЮН				-16	mA					
		V _{CC} = 3 V		-24						
		V _{CC} = 4.5 V		-32						
		V _{CC} = 1.65 V		4						
		V _{CC} = 2.3 V		8						
IOL	Low-level output current			16	mA					
		V _{CC} = 3 V		24						
		$V_{CC} = 4.5 V$		32	l					
		V_{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20						
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		10	ns/V					
		V _{CC} = 5 V ± 0.5 V		5						
ТА	Operating free-air temperature	• • •	-40	85	°C					

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES223J - APRIL 1999 - REVISED MAY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	түр† МА	X UNIT
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} -0.1		
	I _{OH} = -4 mA	1.65 V	1.2		
	I _{OH} = -8 mA	2.3 V	1.9		
VOH	I _{OH} = -16 mA	2.1/	2.4		V
	I _{OH} = -24 mA	3 V	2.3		
	I _{OH} = -32 mA	4.5 V	3.8		
	I _{OL} = 100 μA	1.65 V to 5.5 V		0	1
	I _{OL} = 4 mA	1.65 V		0.4	5
	I _{OL} = 8 mA	2.3 V		0.3 0.4	
V _{OL}	I _{OL} = 16 mA	2.1/			
	I _{OL} = 24 mA	3 V		0.5	5
	I _{OL} = 32 mA	4.5 V		0.5	5
I A or OE inputs	V ₁ = 5.5 V or GND	0 to 5.5 V		=	5 μΑ
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		ť	0 μΑ
IOZ	V _O = 0 to 5.5 V	3.6 V			0 μΑ
ICC	$V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$	1.65 V to 5.5 V			0 μΑ
Δlcc	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 5.5 V		50	0 μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		4	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

switching characteristics over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)	-	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	1.9	6.9	0.7	4.6	0.6	3.7	0.5	3.4	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	: 1.8 V 15 V	V _{CC} = ± 0.		V _{CC} = ± 0.		V _{CC} : ± 0.		UNIT
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	2.8	8	1.2	5.5	1	4.5	1	4	ns
t _{en}	OE	Y	3.3	9.4	1.5	6.6	1	5.3	1	5	ns
^t dis	OE	Y	1.3	9.2	1	5	1	5	1	4.2	ns

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT	
Carl	Power dissipation	Outputs enabled	£ 10 MU	18	18	19	21	~ F
Cpd	capacitance	Outputs disabled	f = 10 MHz	2	2	2	4	pF



PARAMETER MEASUREMENT INFORMATION




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
^t PLZ ^{/t} PZL	VLOAD
^t PHZ ^{/t} PZH	GND


LOAD CIRCUIT

	INPUTS					-		
VCC	٧I	t _r /t _f	r/t _f VM VLOAD		CL	RL	v_Δ	
1.8 V \pm 0.15 V	Vcc	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	Vcc	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V	
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	

Timing Input



VOLTAGE WAVEFORMS PULSE DURATION



0 V th t_{su} ٧I Data Input ۷м ۷м 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES ٧ı Output ۷м ۷м Control 0 V - ^tPLZ ^tPZL Output VLOAD/2 Waveform 1 S1 at VLOAD M Voi + (see Note B) ึดเ ^tPZH t_{PH7} Output ΌΗ Waveform 2 $V_{OH} - V_{\Delta}$ Vм S1 at GND ≈0 V (see Note B) **VOLTAGE WAVEFORMS**

٧M

٧ı


ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.

PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.






MECHANICAL DATA

MPDS018E - FEBRUARY 1996 - REVISED FEBRUARY 2002

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



MPDS025C - FEBRUARY 1997 - REVISED FEBRUARY 2002

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203



MECHANICAL DATA

MXBG001B AUGUST 2001 - REVISED MAY 2002




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.



MECHANICAL DATA

MXBG004A - JANUARY 2002 - REVISED APRIL 2002



- B. This drawing is subject to change without notice.
- C. NanoFree[™] package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated